A low phase noise low power Fractional-N synthesizer architecture

The new Fractional-N synthesizer architecture will be presented. The synthesizer achieves low fractional spurs and quantization noise, which relaxes the trade-off between phase locked loop bandwidth and phase noise. Proposed architecture is based on two delay lines, which are used to compensate phase error resulting from fractional synthesis.