Device mismatch and tradeoffs in the design of analog circuits

Random device mismatch plays an important role in the design of accurate analog circuits. Models for the matching of MOS and bipolar devices from open literature show that matching improves with increasing device area. As a result, accuracy requirements impose a minimal device area and this paper explores the impact of this constraint on the performance of general analog circuits. It results in a fixed bandwidth-accuracy-power tradeoff which is set by technology constants. This tradeoff is independent of bias point for bipolar circuits whereas for MOS circuits some bias point optimizations are possible. The performance limitations imposed by matching are compared to the limits imposed by thermal noise. For MOS circuits the power constraints due to matching are several orders of magnitude higher than for thermal noise. For the bipolar case the constraints due to noise and matching are of comparable order of magnitude. The impact of technology scaling on the conclusions of this work are briefly explored.

[1]  Colin C. McAndrew,et al.  Rapid evaluation of the root causes of BJT mismatch , 2000, ICMTS 2000. Proceedings of the 2000 International Conference on Microelectronic Test Structures (Cat. No.00CH37095).

[2]  K. Bult,et al.  Analog design in deep sub-micron CMOS , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[3]  K. Kattmann,et al.  A Technique For Reducing Differential Non-linearity Errors In Flash A/D Converters , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  J. M. Rochelle,et al.  A CAD methodology for optimizing transistor current and sizing in analog CMOS design , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  F. Forti,et al.  Measurement of MOS current mismatch in the weak inversion region , 1994, IEEE J. Solid State Circuits.

[6]  Michel Steyaert,et al.  Threshold voltage mismatch in short-channel MOS transistors , 1994 .

[7]  Michiel Steyaert,et al.  Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits , 1996, Proceedings of Custom Integrated Circuits Conference.

[8]  Willy Sansen,et al.  An easy-to-use mismatch model for the MOS transistor , 2002, IEEE J. Solid State Circuits.

[9]  Alan Mathewson,et al.  Optimizing MOS transistor mismatch , 1998, IEEE J. Solid State Circuits.

[10]  Gabor C. Temes,et al.  Random error effects in matched MOS capacitors and current sources , 1984 .

[11]  Eric A. Vittoz,et al.  Future of analog in the VLSI environment , 1990, IEEE International Symposium on Circuits and Systems.

[12]  K. Vavelidis,et al.  Simple 'reconciliation' MOSFET model valid in all regions , 1995 .

[13]  H. P. Tuinhout,et al.  Current mirror test structures for studying adjacent layout effects on systematic transistor mismatch , 2003, International Conference on Microelectronic Test Structures, 2003..

[14]  F. Krummenacher,et al.  A high density integrated test matrix of MOS transistors for matching study , 1998, ICMTS 1998. Proceedings of 1998 International Conference on Microelectronic Test Structures (Cat. No.98CH36157).

[15]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[16]  Michiel Steyaert,et al.  Analog VLSI Design Constraints of Programmable Cellular Neural Networks , 1998 .

[17]  Andreas G. Andreou,et al.  Characterization of subthreshold MOS mismatch in transistors for VLSI systems , 1994, J. VLSI Signal Process..

[18]  Michiel Steyaert,et al.  Speed-power-accuracy tradeoff in high-speed CMOS ADCs , 2002 .

[19]  G. Lau,et al.  Improvement of poly emitter n-p-n transistor matching in a 0.6 micron mixed signal technology , 2003, International Conference on Microelectronic Test Structures, 2003..

[20]  Ulrich Grünebaum,et al.  Statistical Analysis and Optimization of a Bandgap Reference for VLSI Applications , 2001 .

[21]  M. P. Flynn,et al.  Digital calibration incorporating redundancy of flash ADCs , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[22]  Michel Steyaert,et al.  Influence of die attachment on MOS transistor matching , 1997 .

[23]  S.J. Lovett,et al.  Yield and matching implications for static RAM memory array sense-amplifier design , 2000, IEEE Journal of Solid-State Circuits.

[24]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[25]  M. Bolt,et al.  Matching properties of MOS transistors and delay line chains with self-aligned source/drain contacts , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[26]  J. Pineda de Gyvez,et al.  Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits , 2004, IEEE Journal of Solid-State Circuits.

[27]  H. P. Tuinhout.  Improving BiCMOS technologies using BJT parametric mismatch characterisation , 2003, 2003 Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (IEEE Cat. No.03CH37440).

[28]  Ulrich Grünebaum,et al.  Mismatch Modeling and Simulation—A Comprehensive Approach , 2001 .

[29]  E. Vittoz,et al.  A CMOS Chopper Amplifier , 1986, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[30]  C. C. McAndrew,et al.  Understanding MOSFET mismatch for analog design , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[31]  W. Sansen,et al.  Mismatch Characterization of Submicron MOS Transistors , 1997 .

[32]  Karl Goser,et al.  Matching analysis of deposition defined 50-nm MOSFET's , 1998 .

[33]  W. Sansen,et al.  A high density matched hexagonal transistor structure in standard CMOS technology for high speed applications , 1999, ICMTS 1999. Proceedings of 1999 International Conference on Microelectronic Test Structures (Cat. No.99CH36307).

[34]  J. Oehm,et al.  Quality assurance and upgrade of analog characteristics by fast mismatch analysis option in network analysis environment , 1993 .

[35]  Maarten Vertregt,et al.  Characterization of systematic MOSFET current factor mismatch caused by metal CMP dummy structures , 2001 .

[36]  W. Sansen,et al.  Mismatch characterization of small size MOS transistors , 1995, Proceedings International Conference on Microelectronic Test Structures.

[37]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[38]  A. Toriumi,et al.  Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .

[39]  V. Peluso,et al.  Toward sub 1 V analog integrated circuits in submicron standard CMOS technologies , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[40]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[41]  M. Vertregt,et al.  A 25-Ms/s 8-bit CMOS A/D converter for embedded application , 1994 .

[42]  M. Vertregt,et al.  Effects of metal coverage on MOSFET matching , 1996, International Electron Devices Meeting. Technical Digest.

[43]  Ángel Rodríguez-Vázquez,et al.  Mismatch-induced tradeoffs and scalability of mixed-signal vision chips , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[44]  Michel Steyaert,et al.  A 12-bit intrinsic accuracy high-speed CMOS DAC , 1998, IEEE J. Solid State Circuits.

[45]  Marcel J. M. Pelgrom,et al.  Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[46]  Michel Steyaert,et al.  Custom analog low power design: the problem of low voltage and mismatch , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[47]  Michiel Steyaert,et al.  Analog VLSI Integration of Massive Parallel Signal Processing Systems , 1996 .

[48]  Michel Steyaert,et al.  Matching of MOS transistors with different layout styles , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[49]  Kenneth R. Laker,et al.  Design of analog integrated circuits and systems , 1994 .

[50]  Shyh-Chyi Wong,et al.  Mis-match characterization of 1.8 V and 3.3 V devices in 0.18 /spl mu/m mixed signal CMOS technology , 2001, ICMTS 2001. Proceedings of the 2001 International Conference on Microelectronic Test Structures (Cat. No.01CH37153).