Reliable and efficient system-on-chip design

To increase processor performance, the microprocessor industry is scaling feature sizes into the deep submicron and sub-100-nanometer regime. The recent emergence of noise and the dramatic increase in process variations have raised serious questions about using nanometer process technologies to design reliable, low-power, high-performance computing systems. The design and electronic design automation communities must work closely with the process engineering community to address these problems. Specifically, researchers must explore the tradeoffs between reliability and energy efficiency at the device, circuit, architectural, algorithmic, and system levels.

[1]  Naresh R. Shanbhag,et al.  Soft digital signal processing , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Claude E. Shannon,et al.  A Mathematical Theory of Communications , 1948 .

[3]  Naresh R. Shanbhag,et al.  The twin-transistor noise-tolerant dynamic circuit technique , 2001, IEEE J. Solid State Circuits.

[4]  Andreas G. Andreou,et al.  Capacity and energy cost of information in biological and silicon photoreceptors , 2001, Proc. IEEE.

[5]  Naresh R. Shanbhag,et al.  Toward achieving energy efficiency in presence of deep submicron noise , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Naresh R. Shanbhag,et al.  A coding framework for low-power address and data busses , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Frank H. Sumner,et al.  Reliable computation in the presence of noise , 1965 .

[8]  Anantha Chandrakasan,et al.  Energy reduction in VLSI computation modules: an information-theoretic approach , 2003, IEEE Trans. Inf. Theory.

[9]  Naresh R. Shanbhag,et al.  A Mathematical Basis For Power-Reduction In Digital VLSI Systems , 1997 .

[10]  C. E. SHANNON,et al.  A mathematical theory of communication , 1948, MOCO.

[11]  Luca Benini,et al.  Low power error resilient encoding for on-chip data buses , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[12]  Todd M. Austin,et al.  DIVA: a reliable substrate for deep submicron microarchitecture design , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.

[13]  Kenneth L. Shepard,et al.  Conquering Noise in Deep-Submicron Digital ICs , 1998, IEEE Des. Test Comput..