FPGA implementation of 8-bit RISC microcontroller for embedded systems
暂无分享,去创建一个
The paper presents a prototype at 8-bit RISC microcontroller, called OctaLynx, with 16-bit address bus. It consists of the core (with instruction decoder, arithmetic logic unit and interrupt control unit) and some peripherals (three 8-bit general purpose input-output ports, timers/counters, USART, SPI). The prototype uses external memory. The OctaLynx behavior is described by means of Verilog hardware description language. It has been implemented in Microsemi (i.e. Actel) IGLOO nano AGL250 device. Some tests were carried out
[1] Bruce A. Wooley,et al. A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.
[2] Sachin S. Sapatnekar,et al. Designing Digital Computer Systems with Verilog , 2004 .