FSM decomposition for power gating design automation in sequential circuits
暂无分享,去创建一个
[1] Feng Gao,et al. ILP-based optimization of sequential circuits for low power , 2003, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03..
[2] Thomas D. Burd,et al. Design issues for Dynamic Voltage Scaling , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).
[3] Malgorzata Marek-Sadowska,et al. Clock and power gating with timing closure , 2003, IEEE Design & Test of Computers.
[4] Charles M. Fiduccia,et al. A linear-time heuristic for improving network partitions , 1988, 25 years of DAC.
[5] José C. Monteiro,et al. Implicit FSM decomposition applied to low-power design , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[6] TingTing Hwang,et al. Low power realization of finite state machines—a decomposition approach , 1996, TODE.