Using ILA testing for BIST in FPGAs

We present an improved Built-In Self-Test (BIST) approach for the programmable logic blocks (PLBs) of a Field Programmable Gate Array (FPGA), which repeatedly reconfigures the FPGA as a group of C-testable iterative logic arrays. The new architecture is easily scalable with increasing size of FPGAs and ensures routability of the various configurations required to completely test the FPGA in three test sessions. In addition, the BIST approach addresses RAM mode testing as well as testing the adder/subtractor modes in FPGAs.

[1]  Charles E. Stroud,et al.  Selecting built-in self-test configurations for field programmable gate arrays , 1996, Conference Record. AUTOTESTCON '96.

[2]  Fabrizio Lombardi,et al.  An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.

[3]  Edward J. McCluskey.  Verification Testing - A Pseudoexhaustive Test Technique , 1984, IEEE Trans. Computers.

[4]  David A. Huffman,et al.  Testing for Faults in Cellular Logic Arrays , 1972 .

[5]  Sunil Jain,et al.  Built-in Self Testing of Embedded Memories , 1986, IEEE Design & Test of Computers.

[6]  Arthur D. Friedman,et al.  Easily Testable Iterative Systems , 1973, IEEE Transactions on Computers.

[7]  Janak H. Patel,et al.  A Minimum Test Set for Multiple Fault Detection in Ripple Carry Adders , 1987, IEEE Transactions on Computers.

[8]  Ping Chen,et al.  Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.

[9]  Antonio Rubio,et al.  Easily testable iterative unidimensional CMOS circuits , 1989, [1989] Proceedings of the 1st European Test Conference.

[10]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[11]  Larry L. Kinney,et al.  C-Testability of Two-Dimensional Iterative Arrays , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Don E. Ross,et al.  Built-in self test for C-testable ILA's , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Sudhakar M. Reddy,et al.  A Testable Design of Iterative Logic Arrays , 1981, IEEE Transactions on Computers.

[14]  William P. Marnane,et al.  Incoming inspection of FPGA's , 1993, Proceedings ETC 93 Third European Test Conference.

[15]  William H. Kautz.  Testing for Faults in Combinational Cellular Logic Arrays , 1967, SWAT.

[16]  John P. Hayes,et al.  Design of Easily Testable Bit-Sliced Systems , 1981, IEEE Transactions on Computers.

[17]  Dimitris Gizopoulos,et al.  Testing combinational iterative logic arrays for realistic faults , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[18]  Arthur D. Friedman,et al.  Fault Detection in Iterative Logic Arrays , 1971, IEEE Transactions on Computers.

[19]  Ping Chen,et al.  Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.

[20]  John P. Hayes,et al.  A Functional Approach to Testing Bit-Sliced Microprocessors , 1981, IEEE Transactions on Computers.

[21]  Eduard Cerny,et al.  Built-In Testing of One-Dimensional Unilateral Iterative Arrays , 1984, IEEE Transactions on Computers.