A 8.125–15.625 Gb/s SerDes using a sub-sampling ring-oscillator phase-locked loop

The paper describes a 8.125-15.625 Gbps medium-reach SerDes macro for use in a networking memory system. The SerDes employs a sub-sampling ring-oscillator phase-locked loop to obtain a large frequency range with low jitter performance. In addition, the transmitter uses a modified hybrid output driver and a multi-step duty-cycle corrector. The receiver uses a BER-based calibration loop to find the set of parameters that maximizes the receiver voltage margin. The transmitter output achieves 160fs RMS jitter and 10.9ps total jitter at 15.625 Gbps with 140fs duty-cycle distortion.

[1]  Shouli Yan,et al.  A 0.4 ps-RMS-Jitter 1–3 GHz Ring-Oscillator PLL Using Phase-Noise Preamplification , 2008, IEEE Journal of Solid-State Circuits.

[2]  B. Nauta,et al.  A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.

[3]  Samuel Palermo,et al.  A 6-Gbit/s Hybrid Voltage-Mode Transmitter With Current-Mode Equalization in 90-nm CMOS , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Paul R. Gray,et al.  A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral , 1987 .

[5]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.