LPQ-SAM: A Low-Power Quality Scalable Approximate Multiplier

Approximate computing allows compromising accuracy to attain energy and performance efficient designs. However, the accuracy requirements of many applications change on runtime and it has been ofte...

[1]  Wei Han,et al.  A Flexible Low Power DSP With a Programmable Truncated Multiplier , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Ravi Nair,et al.  Big data needs approximate computing , 2014, Commun. ACM.

[3]  Fabrizio Lombardi,et al.  New Metrics for the Reliability of Approximate and Probabilistic Adders , 2013, IEEE Transactions on Computers.

[4]  Mehdi Kamal,et al.  RAP-CLA: A Reconfigurable Approximate Carry Look-Ahead Adder , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  N. Kayalvizhi,et al.  Power aware and high speed reconfigurable modified booth multiplier , 2011, 2011 IEEE Recent Advances in Intelligent Computational Systems.

[6]  Mingsong Chen,et al.  QoS-Adaptive Approximate Real-Time Computation for Mobility-Aware IoT Lifetime Optimization , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Ehsanollah Kabir,et al.  Approximate Arithmetic for Low-Power Image Median Filtering , 2015, Circuits Syst. Signal Process..

[8]  Fabrizio Lombardi,et al.  Design and Analysis of Approximate Compressors for Multiplication , 2015, IEEE Transactions on Computers.

[9]  Earl E. Swartzlander,et al.  Truncated error correction for flexible approximate multiplication , 2012, 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR).

[10]  Rakesh Kumar,et al.  On reconfiguration-oriented approximate adder design and its application , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[11]  Binod Kumar,et al.  Power-Delay-Error-Efficient Approximate Adder for Error-Resilient Applications , 2019, J. Circuits Syst. Comput..

[12]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[13]  Earl E. Swartzlander,et al.  Modified Booth algorithm for high radix fixed-point multiplication , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Zhi-Hui Kong,et al.  Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[16]  Kaushik Roy,et al.  Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.