Traffic scheduling solutions with QoS support for an input-buffered multimedia router

Quality of service (QoS) support in local and cluster area environments has become an issue of great interest in recent years. Most current high-performance interconnection solutions for these environments have been designed to enhance conventional best-effort traffic performance, but are not well-suited to the special requirements of the new multimedia applications. The multimedia router (MMR) aims at offering hardware-based QoS support within a compact interconnection component. One of the key elements in the MMR architecture is the algorithms used in traffic scheduling. These algorithms are responsible for the order in which information is forwarded through the internal switch. Thus, they are closely related to the QoS-provisioning mechanisms. In this paper, several traffic scheduling algorithms developed for the MMR architecture are described. Their general organization is motivated by chances for parallelization and pipelining, while providing the necessary support both to multimedia flows and to best-effort traffic. Performance evaluation results show that the QoS requirements of different connections are met, in spite of the presence of best-effort traffic, while achieving high link utilizations.

[1]  Paul Barford,et al.  Generating representative Web workloads for network and server performance evaluation , 1998, SIGMETRICS '98/PERFORMANCE '98.

[2]  Yuval Tamir,et al.  Symmetric Crossbar Arbiters for VLSI Communication Switches , 1993, IEEE Trans. Parallel Distributed Syst..

[3]  Dimitrios Stiliadis,et al.  Traffic scheduling in packet-switched networks: analysis, design, and implementation , 1996 .

[4]  David L. Black,et al.  Definition of the Differentiated Services Field (DS Field) in the IPv4 and IPv6 Headers , 1998, RFC.

[5]  A TerabitMulti-ServiceSwitchWith,et al.  A Terabit Multi-service Switch with Quality of Service Support , 2000 .

[6]  Nick McKeown,et al.  Scheduling nonuniform traffic in high speed packet switches and routers , 1999 .

[7]  Christoforos E. Kozyrakis,et al.  A New Direction for Computer Architecture Research , 1998, Computer.

[8]  Chita R. Das,et al.  Investigating QoS support for traffic mixes with the MediaWorm router , 2000, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550).

[9]  Nick McKeown,et al.  On the speedup required for combined input- and output-queued switching , 1999, Autom..

[10]  José Duato,et al.  A multimedia router architecture to provide high performance and QoS guarantees to mixed traffic , 2002, Proceedings. IEEE International Conference on Multimedia and Expo.

[11]  Lixia Zhang,et al.  VirtualClock: a new traffic control algorithm for packet-switched networks , 1991, TOCS.

[12]  Sudhakar Yalamanchili,et al.  Performance Evaluation of the Multimedia Router with MPEG-2 Video Traffic , 1999, CANPC.

[13]  T. Wicki,et al.  The Mercury Interconnect Architecture: A Cost-effective Infrastructure For High-performance Servers , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.

[14]  Richard Froom,et al.  Cisco Catalyst QoS: Quality of Service in Campus Networks , 2003 .

[15]  Joe Pelissier,et al.  Providing Quality of Service over InfiniBandTM Architecture Fabrics , 2000 .

[16]  Sudhakar Yalamanchili,et al.  University of Castilla-La Mancha A publication of the Department of Computer Science MMR : A MultiMedia Router Architecture to Support Integrated Workloads , 2002 .

[17]  Hans Eberle,et al.  Switcherland: a QoS communication architecture for workstation clusters , 1998, ISCA.

[18]  Pradeep K. Dubey,et al.  How Multimedia Workloads Will Change Processor Design , 1997, Computer.

[19]  Evangelos P. Markatos,et al.  ATLAS: A Single-Chip ATM Switch for NOWs , 1997, CANPC.

[20]  Scott Shenker,et al.  Integrated Services in the Internet Architecture : an Overview Status of this Memo , 1994 .

[21]  Sudhakar Yalamanchili,et al.  MMR: a high-performance MultiMedia Router-architecture and design trade-offs , 1999, Proceedings Fifth International Symposium on High-Performance Computer Architecture.

[22]  Per Stenström,et al.  Performance evaluation of a cluster-based multiprocessor built from ATM switches and bus-based multiprocessor servers , 1996, Proceedings. Second International Symposium on High-Performance Computer Architecture.

[23]  Andrew A. Chien,et al.  Approaches to Quality of Service in High-Performance Networks , 1997, PCRCW.

[24]  Samuel P. Morgan,et al.  Input Versus Output Queueing on a Space-Division Packet Switch , 1987, IEEE Trans. Commun..

[25]  Wu-chun Feng,et al.  The Quadrics Network: High-Performance Clustering Technology , 2002, IEEE Micro.

[26]  Steven L. Scott,et al.  The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus , 1996 .

[27]  Nick McKeown,et al.  Matching output queueing with a combined input/output-queued switch , 1999, IEEE J. Sel. Areas Commun..

[28]  Dennis G. Shea,et al.  The SP2 High-Performance Switch , 1995, IBM Syst. J..

[29]  Ge Nong,et al.  On the provision of quality-of-service guarantees for input queued switches , 2000 .

[30]  Sudhakar Yalamanchili,et al.  Pipelined circuit-switching: a fault-tolerant variant of wormhole routing , 1992, [1992] Proceedings of the Fourth IEEE Symposium on Parallel and Distributed Processing.

[31]  Sudhakar Yalamanchili,et al.  A Family of Fault-Tolerant Routing Protocols for Direct Multiprocessor Networks , 1995, IEEE Trans. Parallel Distributed Syst..

[32]  Nick McKeown,et al.  The iSLIP scheduling algorithm for input-queued switches , 1999, TNET.

[33]  Federico Silla,et al.  Improving the efficiency of adaptive routing in networks with irregular topology , 1997, Proceedings Fourth International Conference on High-Performance Computing.

[34]  Lixia Zhang.  VirtualClock: A New Traffic Control Algorithm for Packet-Switched Networks , 1991, ACM Trans. Comput. Syst..

[35]  Andrew A. Chien,et al.  Bandwidth and latency guarantees in low-cost, high-performance networks , 1997 .

[36]  Charles L. Seitz,et al.  Myrinet: A Gigabit-per-Second Local Area Network , 1995, IEEE Micro.

[37]  David L. Black,et al.  An Architecture for Differentiated Service , 1998 .

[38]  Dan Grossman,et al.  New Terminology and Clarifications for Diffserv , 2002, RFC.

[39]  Sudhakar Yalamanchili,et al.  Tuning buffer size in the multimedia router (MMR) , 2001, Proceedings 15th International Parallel and Distributed Processing Symposium. IPDPS 2001.

[40]  DuatoJose,et al.  Traffic Scheduling Solutions with QoS Support for an Input-Buffered MultiMedia Router , 2005 .

[41]  Rajkumar Buyya,et al.  High Performance Mass Storage and Parallel I/O: Technologies and Applications , 2001 .

[42]  Sudhakar Yalamanchili,et al.  Adaptive routing protocols for hypercube interconnection networks , 1993, Computer.

[43]  Dhabaleswar K. Panda,et al.  HIPIQS: A High-Performance Switch Architecture Using Input Queuing , 2002, IEEE Trans. Parallel Distributed Syst..

[44]  Sudhakar Yalamanchili,et al.  A new switch scheduling algorithm to improve QoS in the multimedia router , 2002, 2002 IEEE Workshop on Multimedia Signal Processing..

[45]  Leonard Kleinrock,et al.  Virtual Cut-Through: A New Computer Communication Switching Technique , 1979, Comput. Networks.

[46]  Hussein Alnuweiri,et al.  Quality of service support over switched Ethernet , 1999, 1999 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM 1999). Conference Proceedings (Cat. No.99CH36368).

[47]  Chita R. Das,et al.  A strategy to compute the InfiniBand arbitration tables , 2002, Proceedings 16th International Parallel and Distributed Processing Symposium.

[48]  William J. Dally,et al.  Architecture and implementation of the reliable router , 1994, Symposium Record Hot Interconnects II.

[49]  Hui Zhang,et al.  Exact emulation of an output queueing switch by a combined input output queueing switch , 1998, 1998 Sixth International Workshop on Quality of Service (IWQoS'98) (Cat. No.98EX136).

[50]  Sudhakar Yalamanchili,et al.  Switch scheduling in the multimedia router (MMR) , 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000.

[51]  Scott Shenker,et al.  Analysis and simulation of a fair queueing algorithm , 1989, SIGCOMM 1989.

[52]  Sudhakar Yalamanchili,et al.  A Cost-Effective Hardware Link Scheduling Algorithm for the Multimedia Router (MMR) , 2001, ICN.

[53]  Lawrence Snyder,et al.  Proceedings of the First International Workshop on Parallel Computer Routing and Communication , 1994 .

[54]  Keith W. Ross,et al.  Computer networking - a top-down approach featuring the internet , 2000 .

[55]  Odysseas I. Pentakalos.  An Introduction to the InfiniBand Architecture , 2002, Int. CMG Conference.

[56]  Thomas E. Anderson,et al.  High-speed switch scheduling for local-area networks , 1993, TOCS.