Production and propagation of single-event transients in high-speed digital logic ICs

The production and propagation of single-event transients in scaled metal oxide semiconductor (CMOS) digital logic circuits are examined. Scaling trends to the 100-nm technology node are explored using three-dimensional mixed-level simulations, including both bulk CMOS and silicon-on-insulator (SOI) technologies. Significant transients in deep submicron circuits are predicted for particle strikes with linear energy transfer as low as 2 MeV-cm/sup 2//mg, and unattenuated propagation of such transients can occur in bulk CMOS circuits at the 100-nm technology node. Transients approaching 1 ns in duration are predicted in bulk CMOS circuits. Body-tied SOI circuits produce much shorter transients than their bulk counterparts, making them more amenable to transient filtering schemes based on temporal redundancy. Body-tied SOI circuits also maintain a significant advantage in single-event transient immunity with scaling.

[1]  K. Avery,et al.  Single event transient pulsewidth measurements using a variable temporal latch technique , 2004, IEEE Transactions on Nuclear Science.

[2]  R.D. Schrimpf,et al.  Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.

[3]  K. Avery,et al.  Heavy ion-induced digital single-event transients in deep submicron Processes , 2004, IEEE Transactions on Nuclear Science.

[4]  C. Hu,et al.  Modeling the floating-body effects of fully depleted, partially depleted, and body-grounded SOI MOSFETs , 2004 .

[5]  R. Perez,et al.  Measuring the width of transient pulses induced by ionising radiation , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[6]  Y. Yagil,et al.  A systematic approach to SER estimation and solutions , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[7]  R. Baumann.  The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction , 2002, Digest. International Electron Devices Meeting,.

[8]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[9]  N. Leland,et al.  Frequency dependence of soft error rates for sub-micron CMOS technologies , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[10]  D. S. Walsh,et al.  SEU-sensitive volumes in bulk and SOI SRAMs from first-principles calculations and experiments , 2001 .

[11]  J. Pelloie,et al.  Laser probing of bipolar amplification in 0.25-/spl mu/m MOS/SOI transistors , 2000 .

[12]  R. Dennard,et al.  Theoretical determination of the temporal and spatial structure of /spl alpha/-particle induced electron-hole pair generation in silicon , 2000 .

[13]  M. M. Pelella,et al.  Physical modeling of temperature dependences of SOI CMOS devices and circuits including self-heating , 1998 .

[14]  M. Baze,et al.  Attenuation of single event induced pulses in CMOS combinational logic , 1997 .

[15]  M. Baze,et al.  Comparison of error rates in combinational and sequential logic , 1997 .

[16]  P. W. Marshall,et al.  Single Event Upset cross sections at various data rates , 1996 .

[17]  Paul E. Dodd,et al.  Device simulation of charge collection and single-event upset , 1996 .

[18]  S. P. Buchner,et al.  An SEU analysis approach for error propagation in digital VLSI CMOS ASICs , 1995 .

[19]  Cheryl J. Dale,et al.  Particle-induced mitigation of SEU sensitivity in high data rate GaAs HIGFET technologies , 1995 .

[20]  Bharat L. Bhuva,et al.  Simulation of SEU transients in CMOS ICs , 1991 .

[21]  L. F. Hoffmann,et al.  Upset due to a single particle caused propagated transient in a bulk CMOS microprocessor , 1991 .

[22]  H. T. Weaver.  Soft error stability of p-well versus n-well CMOS latches derived from 2-D transient simulations , 1988, Technical Digest., International Electron Devices Meeting.

[23]  W. Kolasinski,et al.  Effects of Heavy Ions on Microcircuits in Space: Recently Investigated Upset Mechanisms , 1987, IEEE Transactions on Nuclear Science.

[24]  J. E. Vinson,et al.  Single Event Upset Rate Predictions for Complex Logic Systems , 1984, IEEE Transactions on Nuclear Science.

[25]  B. D. Shafer,et al.  Considerations for Single Event Immune VLSI Logic , 1983, IEEE Transactions on Nuclear Science.