SP 24.4: A 2ns Access, 285MHz, Two-Port Cache Macro using Double Global Bit-Line Pairs