Compiler-based approach to reducing leakage energy of instruction scratch-pad memories
暂无分享,去创建一个
[1] Trevor Mudge,et al. Drowsy instruction caches. Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..
[2] David Blaauw,et al. Drowsy caches: simple techniques for reducing leakage power , 2002, ISCA.
[3] David Blaauw,et al. Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction , 2002, MICRO.
[4] Margaret Martonosi,et al. Cache decay: exploiting generational behavior to reduce cache leakage power , 2001, ISCA 2001.
[5] Mahmut T. Kandemir,et al. Leakage-aware SPM management , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).
[6] Mahmut T. Kandemir,et al. Compiler-guided leakage optimization for banked scratch-pad memories , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Enrico Macii,et al. Architectural Leakage Power Minimization of Scratchpad Memories by Application-Driven Subbanking , 2010, IEEE Transactions on Computers.
[8] Miodrag Potkonjak,et al. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.