Identification and Layout Modification of Copper/Low k Interconnect Dielectric Reliability Assessment by using RVDB Test
暂无分享,去创建一个
W.M. Hsu | R.C.J. Wang | K. Wu | T.M.Z. Lin | S.R. Lin | C.C. Chiu
[1] Linda S. Milor,et al. Analysis of the layout impact on electric fields in interconnect structures using finite element method , 2004, Microelectron. Reliab..
[2] N. G. Einspruch. VLSI electronics: Microstructure science. Volume 9 , 1982 .