Compact test sets for high defect coverage

It was recently observed that, in order to improve the defect coverage of a test set, test generation based on fault models such as the single-line stuck-at model may need to be augmented so as to derive test sets that detect each modeled fault more than once. In this work, we report on test pattern generators for combinational circuits that generate test sets to detect each single line stuck-at fault a given number of times. Additionally, we study the effects of test set compaction on the defect coverage of such test sets. For the purpose of experimentation, defect coverage is measured by the coverage of surrogate faults, using a framework proposed earlier. Within this framework, we show that the defect coverage does not have to be sacrificed by test compaction if the test set is computed using appropriate test generation objectives. Moreover, two test sets generated using the same test generation objectives, except that compaction heuristics were used during the generation of one but not the other, typically have similar defect coverages, even if the compacted test set is significantly smaller than the noncompacted one. Test generation procedures and experimental results to support these claims are presented.

[1]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques experiment results , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[2]  Irith Pomeranz,et al.  COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  M. Ray Mercer,et al.  On the decline of testing efficiency as fault coverage approaches 100% , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[4]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[6]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[7]  M. Ray Mercer,et al.  On efficiently and reliably achieving low defective part levels , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[8]  M. Lakshmi Narasimha Reddy.  Compact test sets for digital logic circuits , 1992 .

[9]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[10]  B. Er,et al.  Cell Oriented Fault Simulation , 1992 .

[11]  Irith Pomeranz,et al.  COMPACTEST-II: a method to generate compact two-pattern test sets for combinational logic circuits , 1992, ICCAD.

[12]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[13]  M. Ray Mercer,et al.  Enhanced testing performance via unbiased test sets , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[14]  Irith Pomeranz,et al.  On compacting test sets by addition and removal of test vectors , 1994, Proceedings of IEEE VLSI Test Symposium.