A three‐terminal piecewise‐linear modelling approach to dc analysis of transistor circuits

The simulation of electronic circuits by computer has become an important part of present-day circuit analysis and design, especially in the area of integrated circuit design. One of the goals in computer simulation of integrated circuits is to have a program ‘package’ for which the input consists of chip fabrication data (mask dimensions, impurity profiles, material data such as carrier lifetimes) and the output displays the complete circuit response. This requires both an efficient modelling approach and a fast circuit analysis method. In this paper a simulation method is described which generates dc responses (in the form of operating points or transfer characteristics) of transistor circuits directly from physical parameter data. The basis of the method is a two-dimensional piecewise-linear approach to the dc modelling of bipolar transistors. The model is directly used in a piecewise-linear circuit analysis program to simulate the dc response of a given circuit.

[1]  Leon O. Chua,et al.  Introduction to nonlinear network theory , 1969 .

[2]  Thomas E. Stern,et al.  Piecewise-linear network theory , 1956 .

[3]  L. Nagel,et al.  Computer analysis of nonlinear circuits, excluding radiation (CANCER) , 1971 .

[4]  R. E. Thomas,et al.  Carrier mobilities in silicon empirically related to doping and field , 1967 .

[5]  Raya Mertens,et al.  Transport equations in heavy doped silicon , 1973 .

[6]  F. S. Jenkins.  TIME-a nonlinear d.c. and time-domain circuit-simulation program , 1971 .

[7]  F. H. Branin,et al.  ECAP II-a new electronic circuit analysis program , 1971 .

[8]  Ernest S. Kuh,et al.  A sparse matrix method for analysis of piecewise-linear resistive networks , 1972 .

[9]  David J. Roulston,et al.  Simplified computer-aided analysis of double-diffused transistors including two-dimensional high-level effects , 1972 .

[10]  J. Ebers,et al.  Large-Signal Behavior of Junction Transistors , 1954, Proceedings of the IRE.

[11]  Leon O. Chua,et al.  Modeling of three terminal devices: A black box approach , 1972 .

[12]  Ibrahim N. Hajj,et al.  Nonlinear circuit theory: Resistive networks , 1971 .

[13]  Ibrahim N. Hajj,et al.  Updating method for LU factorisation , 1972 .

[14]  Leon O. Chua,et al.  Efficient Computer Algorithms for Piecewise-Linear Analysis of Resistive Nonlinear Networks , 1971 .

[15]  T. Ohtsuki,et al.  DC Analysis of Nonlinear Networks Based on Generalized Piecewise-Linear Characterization , 1971 .

[16]  J. Katzenelson.  An algorithm for solving nonlinear resistor networks , 1965 .