Resonant Voltage Divider With Bidirectional Operation and Startup Considered

In this paper, a resonant voltage divider (RVD) is presented with the fixed switching frequency and used as a bus converter. The proposed RVD without any control loop embedded can reach very high efficiency from the light load to the rated load, especially for the light load. In addition, the bidirectional operation of the RVD is taken into consideration, so the RVD not only can transfer energy to the voltage-regulated module (VRM) but also can reversely transfer the energy to the dc bus during the download transient period of the VRM. However, the RVD has a serious drawback that a large surge current at startup causes components to be saturated or destroyed. Consequently, how to reduce such a current based on the proposed variable switching frequency at startup is also taken into account. In this paper, the bidirectional operation of the RVD and how to suppress the startup surge current are illustrated in detail, along with some simulated and experimental results to demonstrate its effectiveness.

[1]  F.C. Lee,et al.  1-MHz self-driven ZVS full-bridge converter for 48-V power pod and DC/DC brick , 2005, IEEE Transactions on Power Electronics.

[2]  Oscar Garcia,et al.  Buck+half bridge (d=50%) topology applied to very low voltage power converters , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[3]  F.C. Lee,et al.  Analysis of the power delivery path from the 12 V VR to the microprocessor , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[4]  Daocheng Huang,et al.  High Power Density , 2011 .

[5]  Sudip K. Mazumder,et al.  Design of a hybrid controller ASIC for a VRM using 90 nm CMOS process , 2008 .

[6]  F.C. Lee,et al.  1MHz High Efficiency LLC Resonant Converters with Synchronous Rectifier , 2007, 2007 IEEE Power Electronics Specialists Conference.

[7]  Fred C. Lee,et al.  Light Load Efficiency Improvement for Laptop VRs , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[8]  R. Miftakhutdinov.  Optimal design of interleaved synchronous buck converter at high slew-rate load current transients , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[9]  Peng Xu,et al.  Investigation of candidate VRM topologies for future microprocessors , 2000 .

[10]  Kaiwei Yao,et al.  Tapped-inductor buck converter for high-step-down DC-DC conversion , 2005, IEEE Transactions on Power Electronics.

[11]  Milan M. Jovanovic,et al.  Evaluation of synchronous-rectification efficiency improvement limits in forward converters , 1995, IEEE Trans. Ind. Electron..

[12]  Jia Wei,et al.  Adaptive Bus Voltage Positioning System for Two Stage Laptop Voltage Regulators , 2007, 2007 IEEE Power Electronics Specialists Conference.

[13]  Milan M. Jovanovic,et al.  Design considerations for 12-V/1.5-V, 50-A voltage regulator modules , 2000, APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058).

[14]  F.C. Lee,et al.  A family of high power density bus converters , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[15]  F.C. Lee,et al.  A novel winding-coupled buck converter for high-frequency, high-step-down DC-DC conversion , 2005, IEEE Transactions on Power Electronics.

[16]  Milan M. Jovanovic,et al.  The Light Load Issue of Coupled Inductor Laptop Voltage Regulators and its solutions , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[17]  F.C. Lee,et al.  12V VR Efficiency Improvement based on Two-stage Approach and a Novel Gate Driver , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[18]  F.C. Lee,et al.  Two-stage approach for 12-V VR , 2004, IEEE Transactions on Power Electronics.

[19]  F.C. Lee,et al.  A family of high power density unregulated bus converters , 2005, IEEE Transactions on Power Electronics.

[20]  Fred C. Lee,et al.  High Power Density, High Efficiency System Two-stage Power Architecture for Laptop Computers , 2006 .

[21]  F.C. Lee,et al.  High Power Density Voltage Divider and Its Application in Two-Stage Server VR , 2007, 2007 IEEE Power Electronics Specialists Conference.

[22]  W. Marsden.  I and J , 2012 .

[23]  F.C. Lee,et al.  Voltage divider and its application in the two-stage power architecture , 2006, Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, 2006. APEC '06..

[24]  F.C. Lee,et al.  Two-stage 48 V power pod exploration for 64-bit microprocessor , 2003, Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03..

[25]  F.C. Lee,et al.  A self-driven soft-switching voltage regulator for future microprocessors , 2005, IEEE Transactions on Power Electronics.

[26]  Yungtaek Jang,et al.  Multiphase buck converters with extended duty cycle , 2006, Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, 2006. APEC '06..

[27]  Zhiliang Zhang,et al.  A 1-MHz, 12-V ZVS Nonisolated Full-Bridge VRM With Gate Energy Recovery , 2010, IEEE Transactions on Power Electronics.

[28]  R.V. White,et al.  Emerging on-board power architectures , 2003, Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03..