Analog device design for low power mixed mode applications in deep submicron CMOS technology

Analog device design in the deep sub-micron regime is particularly challenging due to conflicting device performance requirements and the circuit requirements in analog applications. It is shown that novel single pocket devices improve the intrinsic analog performance compared to the conventional super steep retrograde devices, within the constraints imposed by circuit requirements. The effect of gate oxide thickness variation on the analog performance of the novel single pocket and conventional super steep retrograde n-channel MOSFETs is also evaluated. It is shown that for constraints on power supply scaling, single pocket structures offer a better option for low-power analog applications.

[1]  Anne-Johan Annema,et al.  Analog circuit performance and process scaling , 1999 .

[2]  Ping-Keung Ko,et al.  A physics-based MOSFET noise model for circuit simulators , 1990 .

[3]  M. C. Jeng,et al.  A physical model for MOSFET output resistance , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[4]  T. Noguchi,et al.  A 1.5 V high performance mixed signal integration with indium channel for 130 nm technology node , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[5]  Cor Claeys,et al.  On the flicker noise in submicron silicon MOSFETs , 1999 .

[6]  J. Woo,et al.  Improvement of Flicker Noise in Lateral Asymmetric Channel N-MOSFETs for Sub-micron Analog Applications , 2000, 30th European Solid-State Device Research Conference.

[7]  A. Inani,et al.  Channel engineering for high speed sub-1.0 V power supply deep sub-micron CMOS , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[8]  M. Vertregt,et al.  CMOS technology for mixed signal ICs , 1997 .

[9]  H. Shichijo,et al.  Transistor design issues in integrating analog functions with high performance digital CMOS , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[10]  K. Bult Broadband communication circuits in pure digital deep sub-micron CMOS , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).