Improved figure-of-merit metric for CMOS transistor performance and its application to 0.25 um CMOS technologies
暂无分享,去创建一个
[1] R. Chapman,et al. Oxide thickness dependence of inverter delay and device reliability for 0.25 /spl mu/m CMOS technology , 1993, Proceedings of IEEE International Electron Devices Meeting.
[2] Kazunori Umeda,et al. High-performance sub-0.1-/spl mu/m CMOS with low-resistance T-shaped gates fabricated by selective CVD-W , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.
[3] E. Yoon,et al. Titanium salicide process suitable for submicron CMOS applications , 1993 .
[4] Duane S. Boning,et al. Transistor design with TCAD tuning and device optimization for process/device synthesis , 1993, 1993 International Symposium on VLSI Technology, Systems, and Applications Proceedings of Technical Papers.
[5] Karen Maex,et al. Silicides for integrated circuits: TiSi2 CoSi2 , 1993 .
[6] Hiroshi Iwai,et al. Analysis of resistance behavior in Ti- and Ni-salicided polysilicon films , 1994 .