Statistical analysis of Power Delay Estimation in adder circuit using non-clocked pass gate families

In the present paper we have designed a 16-bit adder circuits with basic pass transistor circuit approach and different topology for implementation. The proposed multiplexing control input techniques of the adder circuits are developed by the carry save adder (CSA) technique. The different logic cells, used for various pass gates circuit design styles are evaluated in terms of area, propagation delay, power dissipation and propagation delay product. The design styles are compared by performing detailed transistor-level simulations on a benchmark circuit (CSA adder) using DSCH3 and Microwind3. We have analysed the results in a statistical way. We have compared our results with the various published results of adder circuits. We found that the speed of the proposed circuit is enhanced and power consumption as well as the area has reduced tremendously due to multiplexing control input technique. Comparing the simulated results with other pass logic designs, it was observed that in all existing logic CPL is a promising candidate for future logic design.

[1]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[2]  V.G. Oklobdzija,et al.  General method in synthesis of pass-transistor circuits , 2000, 2000 22nd International Conference on Microelectronics. Proceedings (Cat. No.00TH8400).

[3]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[4]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[5]  ChangChip-Hong,et al.  A review of 0.18-µm full adder performances for tree structured arithmetic circuits , 2005 .

[6]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[7]  I. Bogdan,et al.  Single-ended pass transistor logic for low-power design , 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020).

[8]  Vojin G. Oklobdzija,et al.  General method in synthesis of pass-transistor circuits , 2000 .

[9]  Derek Abbott,et al.  Low depth, low power carry lookahead adders using threshold logic , 2002 .

[10]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[11]  M. Margala,et al.  Power-Efficiency Driven Device Sizing of Pass-Transistor Digital Circuits in Low-Voltage CMOS , 2001 .

[12]  Gerald E. Sobelman,et al.  A robust self-resetting CMOS 32-bit parallel adder , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[13]  P. Ivey,et al.  Contemporary Techniques for Lower Power Circuit Design PREST Deliverable D 2 . 1 , 1998 .

[14]  Wei Hwang,et al.  Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high-performance digital systems , 1997 .

[15]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Sung-Mo Kang,et al.  A 32-bit carry lookahead adder using dual-path all-N logic , 2005, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Gustavo A. Ruiz,et al.  An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit , 2004, Microelectron. J..