High conversion gain high suppression SiGe based balanced cascode frequency quadrupler at 60–77GHz

This paper demonstrates a frequency multiplier by four (quadrupler) with a cascade topology that exhibits a high conversion gain and high suppression for the 60–77 GHz. Most of the repotted balanced frequency multiplier at mmWave range are frequency doublers, which means that an additional stage have to be used in order to get higher frequency multiplication factor. An additional stage will come at the expense of chip area, power consumption and will have relatively low conversion gain due to the cascading of to multiplying stages. Typically an additional amplifying and filter will have to be used between the stages. Furthermore, each doubler stage has to be tuned for a different frequency range. Finally, the resulting conversion efficiency will be low, thus forcing us to add additional amplifying stages at the forth harmonic. [1]

[1]  Gabriel M. Rebeiz,et al.  High-power high-efficiency SiGe Ku- and Ka-band balanced frequency doublers , 2005, IEEE Transactions on Microwave Theory and Techniques.

[2]  Chul Soon Park,et al.  A Low-Power, High-Suppression V-band Frequency Doubler in 0.13 $\mu$ m CMOS , 2008, IEEE Microwave and Wireless Components Letters.

[3]  Sang-Gug Lee,et al.  Low power fully differential frequency doubler , 2003 .

[4]  V. Puyal,et al.  A broad-band active frequency doubler operating up to 120 GHz , 2005, European Gallium Arsenide and Other Semiconductor Application Symposium, GAAS 2005.

[5]  Ziqiang Yang,et al.  A 3–50 GHz Ultra-Wideband PHEMT MMIC Balanced Frequency Doubler , 2008, IEEE Microwave and Wireless Components Letters.