Concurrent on-line testing of identical circuits through output comparison using non-identical input vectors
暂无分享,去创建一个
[1] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[2] Koppolu Sasidhar,et al. Hierarchical Diagnosis of Identical Units in a System , 2001, IEEE Trans. Computers.
[3] Kewal K. Saluja,et al. An implementation and analysis of a concurrent built-in self-test technique , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[4] Irith Pomeranz,et al. A method to enhance the fault coverage obtained by output response comparison of identical circuits , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[5] Kewal K. Saluja,et al. Fault tolerance through re-execution in multiscalar architecture , 2000, Proceeding International Conference on Dependable Systems and Networks. DSN 2000.
[6] Edward J. McCluskey. Verification Testing - A Pseudoexhaustive Test Technique , 1984, IEEE Trans. Computers.
[7] Jacob Savir,et al. Built In Test for VLSI: Pseudorandom Techniques , 1987 .