A unified hot carrier degradation model for integrated lateral and vertical nDMOS transistors

In this paper, the hot carrier degradation behavior of integrated lateral and vertical DMOS transistors is analyzed. It will be shown that a unified degradation model is applicable to both devices. In the LDMOS, two degradation mechanisms occur: the electron mobility decreases due to increased carrier scattering upon D/sub it/ formation; and hot-hole injection and trapping occurs in the drift region. It will be shown that the second mechanism is absent in the VDMOS. TCAD simulations are used to support the experimental findings.

[1]  P. Moens,et al.  I3T80: a 0.35 /spl mu/m based system-on-chip technology for 42 V battery automotive applications , 2002, Proceedings of the 14th International Symposium on Power Semiconductor Devices and Ics.

[2]  R. Degraeve,et al.  A novel hot-hole injection degradation model for lateral nDMOS transistors , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[3]  V. Parthasarathy,et al.  A 33 V, 0.25 m/spl Omega/-cm/sup 2/ n-channel LDMOS in a 0.65 /spl mu/m smart power technology for 20-30 V applications , 1998, Proceedings of the 10th International Symposium on Power Semiconductor Devices and ICs. ISPSD'98 (IEEE Cat. No.98CH36212).

[4]  Guido Groeseneken,et al.  A new degradation model and lifetime extrapolation technique for lightly doped drain nMOSFETs under hot-carrier degradation , 2001, Microelectron. Reliab..

[5]  C. Tsai,et al.  16-60 V rated LDMOS show advanced performance in a 0.72 /spl mu/m evolution BiCMOS power technology , 1997, International Electron Devices Meeting. IEDM Technical Digest.