Static, Dynamic, and Short-circuit Characteristics of Split-Gate 1.2 kV 4H-SiC MOSFETs

This paper reports static, dynamic, and short-circuit characteristics of split-gate (SG) 1.2 kV 4H-SiC MOSFETs. Conventional (C) MOSFETs and SG-MOSFETs were fabricated and evaluated. Identical conduction behaviors were achieved due to them having the same cell pitch. Although the maximum electric field in the gate oxide is higher in the SG-MOSFETs, this both device architectures obtained similar breakdown voltages with low leakage current. Due to the structure of the split-gate, the reverse capacitance $(\mathbf{C}_{\mathbf{rss}})$ was reduced by 32 % when compared to conventional MOSFETs. As a result, switching loss for turn-on and turn-off transients was reduced, and thus total switching loss was reduced by 25 % in the SG- M OSFE Ts. Finally, the short-circuit (SC) ruggedness of the MOSFETs were evaluated. Even though the maximum drain current is higher in the SG-MOSFETs, under SC condition, a similar short-circuit withstand time (SCWT) was obtained. In order to further investigate short-circuit characteristics, non-isothermal simulations were conducted. It was discovered that there is no issue with the exposed edge of the gate in SG- M OSFE Ts under SC conditions despite the high electric field in gate oxide. Significantly reduced energy loss was achieved in the SG-MOSFETs with no compromise in static and short-circuit characteristics compared to the conventional MOSFETs.

[1]  Adam J. Morgan,et al.  Implementation of a short channel (0.3 μm) for 4H-SiC MOSFETs with deep P-well using ‘channeling’ implantation , 2022, 2022 IEEE 34th International Symposium on Power Semiconductor Devices and ICs (ISPSD).

[2]  Woongje Sung,et al.  Improved Short-Circuit Ruggedness for 1.2kV 4H-SiC MOSFET Using a Deep P-Well Implemented by Channeling Implantation , 2021, IEEE Electron Device Letters.

[3]  F. Udrea,et al.  Dynamic CGD and dV/dt in Superjunction MOSFETs , 2020, IEEE Transactions on Electron Devices.

[4]  Dongyoung Kim,et al.  Non-Isothermal Simulations to Optimize SiC MOSFETs for Enhanced Short-Circuit Ruggedness , 2020, 2020 IEEE International Reliability Physics Symposium (IRPS).

[5]  Kijeong Han,et al.  1.2 kV 4H-SiC Split-Gate Power MOSFET: Analysis and Experimental Results , 2018 .

[6]  Kijeong Han,et al.  Split-Gate 1.2-kV 4H-SiC MOSFET: Analysis and Experimental Validation , 2017, IEEE Electron Device Letters.

[7]  Kijeong Han,et al.  A comparative study of channel designs for SiC MOSFETs: Accumulation mode channel vs. inversion mode channel , 2017, 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD).

[8]  Adam J. Morgan,et al.  The Effect of Deep JFET and P-Well Implant of 1.2kV 4H-SiC MOSFETs , 2022, IEEE Journal of the Electron Devices Society.

[9]  Adam J. Morgan,et al.  An Inclusive Structural Analysis on the Design of 1.2kV 4H-SiC Planar MOSFETs , 2021, IEEE Journal of the Electron Devices Society.