A highly integrated GPS receiver for cellular handset

A highly integrated dual conversion heterodyne GPS receiver is reported. The receiver chip includes a 2.9 dB NF LNA, an image-reject mixer with 32 dB image rejection. The on-chip IF chain, which consists of a VGA, a 2nd mixer and filtering, has a maximum gain of 83 dB, a gain range of 45 dB and a 7 dB NF. A 4-bit ADC is integrated on chip for enhanced SNR. The PLL with its VCO are also integrated. The total NF is 3 dB with a total 121 dB voltage gain. The chip consumes 132 mW at 2.7 V.

[1]  Mark Miles Cloutier,et al.  A 4-dB NF GPS receiver front-end with AGC and 2-b A/D , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[2]  D. Pozar.  Microwave Engineering , 1990 .

[3]  Bradford W. Parkinson,et al.  Global Positioning System , 1995 .

[4]  J.P. Young.  A highly integrated commercial GPS receiver , 2000, 2000 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Digest of Papers (Cat. No.00CH37096).

[5]  Qiuting Huang,et al.  A 1.57-GHz RF front-end for triple conversion GPS receiver , 1998 .

[6]  Bradford W. Parkinson,et al.  Global positioning system : theory and applications , 1996 .