论文信息 - A Mixed-Mode Simulator

A Mixed-Mode Simulator

To provide flexibility and efficiency in logic and timing verification of MOS VLSI circuits, it is desirable that various portions of a circuit can be described and simulated at appropriate levels of detail. Such a capability is provided by the Mixed-Mode Simulator described here. This simulator allows different elements of a circuit to be modeled and simulated at different levels of detail. The modeling levels are MOS transistor level, logic gate level and functional level. The simulation levels are timing, multiple delay and unit delay. The simulator is being used on production LSI chips and its performance is discussed.

[1] Ernst G. Ulrich. Exclusive simulation of activity in digital networks , 1969, CACM.

[2] William A. Johnson,et al. Mixed-level simulation from a hierarchical CHDL , 1980, SIGD.

[3] James E. Coffman,et al. Multi-Sim, A Dynamic Multi-Level Simulator , 1978, 15th Design Automation Conference.

[4] Ajoy K. Bose,et al. A Multiple Delay Simulator for MOS LSI Circuits , 1980, 17th Design Automation Conference.

[5] Stephen A. Szygenda,et al. Digital Logic Simulation in a Time-Based, Table-Driven Environment , 1975, Computer.

[6] Melvin A. Breuer,et al. Diagnosis and Reliable Design of Digital Systems , 1977 .

[7] Paul B. Weil,et al. Hierarchical Modeling and Simulation in VISTA , 1979, 16th Design Automation Conference.

[8] D. C. King. Diagnosis and reliable design of digital systems , 1977 .

[9] Basant R. Chawla,et al. Motis - an mos timing simulator , 1975 .

[10] Premachandran R. Menon,et al. Functional simulation in the lamp system , 1976, DAC '76.

[11] G. W. Smith,et al. Lamp: System description , 1974 .

[12] Paul Kozak,et al. Operational features of an MOS timing simulator , 1975, DAC '75.

[13] Dwight D. Hill,et al. SABLE: A Tool for Generating Structured, Multi-Level Simulations , 1979, 16th Design Automation Conference.