High performance reliable variable latency carry select addition

Speculative adders have attracted strong interest for reducing critical path delays to sub-logarithmic delays by exploiting the tradeoffs between reliability and performance. Speculative adders also find use in the design of reliable variable latency adders, which combine speculation with error correction to achieve high performance for low area overhead over traditional adders. This paper describes speculative carry select addition (SCSA), a novel function speculation technique for the design of low error-rate speculative adders and low overhead, high performance, reliable variable latency adders. We develop an analytical model for the error rate of SCSA to facilitate both design exploration and convergence. We show that for an error rate of 0.01% (0.25%), SCSA-based speculative addition is 10% faster than the DesignWare adder with up to 43% (56%) area reduction. Further, on average, variable latency addition using SCSA-based speculative adders is 10% faster than the DesignWare adder with area requirements of -19% to 16% (-17% to 29%) for unsigned random (signed Gaussian) inputs.

[1]  Braden J. Phillips,et al.  Arithmetic Data Value Speculation , 2005, Asia-Pacific Computer Systems Architecture Conference.

[2]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[3]  Reto Zimmermann.  Datapath Synthesis for Standard-Cell Design , 2009, 2009 19th IEEE Symposium on Computer Arithmetic.

[4]  Luca Benini,et al.  Telescopic units: a new paradigm for performance optimization of VLSI designs , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[6]  David Bañeres,et al.  Variable-latency design by function speculation , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[7]  Alessandro Cilardo.  A new speculative addition architecture suitable for two's complement operations , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[8]  Shih-Lien Lu.  Speeding Up Processing with Approximation Circuits , 2004, Computer.

[9]  Peter J. Varman,et al.  Static window addition: A new paradigm for the design of variable latency adders , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).

[10]  Huazhong Yang,et al.  Design methodology of variable latency adders with multistage function speculation , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[11]  D. Blaauw,et al.  Opportunities and challenges for better than worst-case design , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[12]  Tong Liu,et al.  Performance improvement with circuit-level speculation , 2000, MICRO 33.

[13]  Lingamneni Avinash,et al.  Highly energy and performance efficient embedded computing through approximately correct arithmetic: a mathematical foundation and preliminary experimental validation , 2008, CASES '08.

[14]  Paolo Ienne,et al.  Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design , 2008, 2008 Design, Automation and Test in Europe.

[15]  Naresh R. Shanbhag,et al.  Soft digital signal processing , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Shih-Chieh Chang,et al.  An Efficient Mechanism for Performance Optimization of Variable-Latency Designs , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[17]  Peter A. Beerel,et al.  Speculative completion for the design of high-performance asynchronous dynamic adders , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[18]  Gang Wang,et al.  Enhanced low-power high-speed adder for error-tolerant application , 2009, 2010 International SoC Design Conference.

[19]  David Blaauw,et al.  Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation , 2003, MICRO.