Gate double patterning strategies for 10nm node FinFET devices
暂无分享,去创建一个
[1] Alessandro Vaglio Pret,et al. Dry etching challenges for patterning smooth lines: LWR reduction of extreme ultra violet photo resist , 2012, Advanced Lithography.
[2] S. De Gendt,et al. Line edge and width roughness smoothing by plasma treatment , 2013, Advanced Lithography.
[3] D. Graves,et al. Plasma-polymer interactions: A review of progress in understanding polymer resist mask durability during plasma etching for nanoscale fabrication , 2011 .
[4] Olivier Joubert,et al. HBr Plasma Treatment Versus VUV Light Treatment to Improve 193 nm Photoresist Pattern Linewidth Roughness , 2011 .
[5] Evangelos Gogolides,et al. Toward a complete description of linewidth roughness: a comparison of different methods for vertical and spatial LER and LWR analysis and CD variation , 2004, SPIE Advanced Lithography.
[6] Haiyang Zhang,et al. Gate Line Width Roughness Control for Advanced Logic Technologies , 2012 .
[7] Hubert Hody,et al. Double patterning with dual hard mask for 28-nm node devices and below , 2013 .
[8] Hubert Hody,et al. Double patterning with dual hard mask for 28nm node devices and below , 2013, Advanced Lithography.