Customizing Interconnection Networks to Suit Packaging Hierarchies
暂无分享,去创建一个
[1] James R. Goodman,et al. The Impact of Pipelined Channels on k-ary n-Cube Networks , 1994, IEEE Trans. Parallel Distributed Syst..
[2] Sivarama P. Dandamudi,et al. Hierarchical Interconnection Networks for Multicomputer Systems , 1990, IEEE Trans. Computers.
[3] J DallyWilliam,et al. Performance Analysis of k-ary n-cube Interconnection Networks , 1990 .
[4] Marc Snir,et al. The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.
[5] William J. Dally,et al. A VLSI Architecture for Concurrent Data Structures , 1987 .
[6] Bruce M. Maggs,et al. Empirical Evaluation of Randomly-Wired Multistage Networks (Extended Abstract) , 1990 .
[7] William J. Dally,et al. Performance Analysis of k-Ary n-Cube Interconnection Networks , 1987, IEEE Trans. Computers.
[8] Allan Porterfield,et al. The Tera computer system , 1990 .
[9] Gyungho Lee,et al. A Performance Bound of Multistage Combining Networks , 1989, IEEE Trans. Computers.
[10] Leonard Kleinrock,et al. Virtual Cut-Through: A New Computer Communication Switching Technique , 1979, Comput. Networks.
[11] Anant Agarwal,et al. Limits on Interconnection Network Performance , 1991, IEEE Trans. Parallel Distributed Syst..
[12] C. Thomborson,et al. A Complexity Theory for VLSI , 1980 .
[13] Edward S. Davidson,et al. A Communication Model for Optimizing Hierarchical Multiprocessor Systems , 1986, ICPP.