REFRESH: REDEFINE for Face Recognition Using SURE Homogeneous Cores

In this paper we present design and analysis of a scalable real-time Face Recognition (FR) module to perform 450 recognitions per second. We introduce an algorithm for FR, which is a combination of Weighted Modular Principle Component Analysis and Radial Basis Function Neural Networks. This algorithm offers better recognition accuracy in various practical conditions than algorithms used in existing architectures for real-time FR. To meet real-time requirements, a Scalable Parallel Pipelined Architecture (SPPA) is developed by realizing the above FR algorithm as independent parallel streams and sub-streams of computations. SPPA is capable of supporting large databases maintained in external (DDR) memory. By casting the computations in a stream into hardware, we present the design of a Scalable Unit for Region Evaluation (SURE) core. Using SURE cores as computer elements in a massively parallel CGRA, like REDFINE, we provide a FR system on REDEFINE called REFRESH. We report FPGA and ASIC synthesis results for SPPA and REFRESH. Through analysis using these results, we show that excellent scalability and added programmability in REFRESH makes it a flexible and favorable solution for real-time FR.

[1]  Vennila Ramalingam,et al.  Breast mass classification based on cytological patterns using RBFNN and SVM , 2009, Expert Syst. Appl..

[2]  Janarbek Matai,et al.  Design and Implementation of an FPGA-Based Real-Time Face Recognition System , 2011, 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines.

[3]  Andy Harter,et al.  Parameterisation of a stochastic model for human face identification , 1994, Proceedings of 1994 IEEE Workshop on Applications of Computer Vision.

[4]  S. Bhattacharya,et al.  Hardware Solution for Real-Time Face Recognition , 2015, 2015 28th International Conference on VLSI Design.

[5]  Christophe Garcia,et al.  A Wavelet-based Framework for Face Recognition , 1998 .

[6]  Kah Phooi Seng,et al.  Radial Basis Function Neural Network With Incremental Learning for Face Recognition , 2011, IEEE Transactions on Systems, Man, and Cybernetics, Part B (Cybernetics).

[7]  M L Bobrow,et al.  On planning and design. , 1976, Hospital forum.

[8]  Surendra Ranganath,et al.  Face recognition using transform features and neural networks , 1997, Pattern Recognit..

[9]  Vijayan K. Asari,et al.  Multi-lane architecture for eigenface based real-time face recognition , 2006, Microprocess. Microsystems.

[10]  Ernesto Villaescusa.  Planning and Design , 2014 .

[11]  Peter H. N. de With,et al.  Real-time embedded face recognition for smart home , 2005, IEEE Transactions on Consumer Electronics.

[12]  Rameswar Debnath,et al.  Learning Capability: Classical RBF Network vs. SVM with Gaussian Kernel , 2002, IEA/AIE.

[13]  Fan Yang,et al.  Implementation of an RBF neural network on embedded systems: real-time face tracking and identity verification , 2003, IEEE Trans. Neural Networks.

[14]  Monson H. Hayes,et al.  Hidden Markov models for face recognition , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[15]  S. K. Nandy,et al.  Generic routing rules and a scalable access enhancement for the Network-on-Chip RECONNECT , 2009, 2009 IEEE International SOC Conference (SOCC).

[16]  Vicki Bruce,et al.  Face Recognition: From Theory to Applications , 1999 .

[17]  Meng Joo Er,et al.  Face recognition with radial basis function (RBF) neural networks , 2002, IEEE Trans. Neural Networks.

[18]  Avinash C. Kak,et al.  PCA versus LDA , 2001, IEEE Trans. Pattern Anal. Mach. Intell..

[19]  Vijayan K. Asari,et al.  An improved face recognition technique based on modular PCA approach , 2004, Pattern Recognit. Lett..

[20]  Yee Whye Teh,et al.  A Fast Learning Algorithm for Deep Belief Nets , 2006, Neural Computation.

[21]  Orachat Chitsobhuk,et al.  Multi-pipeline Architecture for Face Recognition on FPGA , 2009, 2009 International Conference on Digital Image Processing.

[22]  S. K. Nandy,et al.  REDEFINE: Runtime reconfigurable polymorphic ASIC , 2009, TECS.

[23]  Allen Y. Yang,et al.  Robust Face Recognition via Sparse Representation , 2009, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[24]  Xiao-Jun Zeng,et al.  A clustering algorithm for radial basis function neural network initialization , 2012, Neurocomputing.

[25]  Hilary Buxton,et al.  Learning identity with radial basis function networks , 1998, Neurocomputing.

[26]  A. Martínez,et al.  The AR face databasae , 1998 .

[27]  Andrea F. Abate,et al.  2D and 3D face recognition: A survey , 2007, Pattern Recognit. Lett..

[28]  Aleix M. Martinez,et al.  The AR face database , 1998 .

[29]  Azriel Rosenfeld,et al.  Face recognition: A literature survey , 2003, CSUR.

[30]  Jooyoung Park,et al.  Universal Approximation Using Radial-Basis-Function Networks , 1991, Neural Computation.

[31]  V. Kamakoti,et al.  Face Recognition Using Weighted Modular Principle Component Analysis , 2004, ICONIP.

[32]  Berin Martini,et al.  Large-Scale FPGA-based Convolutional Networks , 2011 .

[33]  Rabia Jafri,et al.  A Survey of Face Recognition Techniques , 2009, J. Inf. Process. Syst..

[34]  M. Turk,et al.  Eigenfaces for Recognition , 1991, Journal of Cognitive Neuroscience.

[35]  N. Sudha,et al.  A Self-Configurable Systolic Architecture for Face Recognition System Based on Principal Component Neural Network , 2011, IEEE Transactions on Circuits and Systems for Video Technology.

[36]  John Moody,et al.  Fast Learning in Networks of Locally-Tuned Processing Units , 1989, Neural Computation.

[37]  S. Bhattacharya,et al.  Hardware architecture of bi-cubic convolution interpolation for real-time image scaling , 2014, 2014 International Conference on Field-Programmable Technology (FPT).

[38]  David J. Kriegman,et al.  From Few to Many: Illumination Cone Models for Face Recognition under Variable Lighting and Pose , 2001, IEEE Trans. Pattern Anal. Mach. Intell..

[39]  V. Kamakoti,et al.  System-on-programmable-chip implementation for on-line face recognition , 2007, Pattern Recognit. Lett..

[40]  S. K. Nandy,et al.  VOP: Architecture of a Processor for Vector Operations in On-Line Learning of Neural Networks , 2016, 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID).