论文信息 - A decoder with OR gates for a Josephson high-density memory circuit

A decoder with OR gates for a Josephson high-density memory circuit

A decoder made of OR gates was designed for a Josephson high-density memory circuit. The advantages of this decoder are its large operating margin and high-speed operation compared with conventional decoders made of AND gates. The decoder was designed for a 16-Kbit random access memory (RAM), and was successfully operated with a delay time of 2 ns.

Hideo Suzuki | Shinya Hasuo | Toyoshi Yamaoka | T. Igarashi

[1] A. Moser. Logic gates with shaped Josephson junctions , 1979 .

[2] A. Ishida,et al. An up-transition edge-triggered single-shot pulse generator with Josephson devices , 1984, IEEE Journal of Solid-State Circuits.

[3] Y. Yamauchi,et al. A falling edge-triggered single shot pulse generator with Josephson devices , 1984, IEEE Journal of Solid-State Circuits.

[4] S. Hasuo,et al. A diagonal address generator for a Josephson memory circuit , 1987 .

[5] P. Gueret,et al. Investigations for a Josephson Computer Main Memory with Single-Flux-Quantum Cells , 1980, IBM J. Res. Dev..

[6] C. J. Kircher,et al. Fabrication Process for Josephson Integrated Circuits , 1980, IBM J. Res. Dev..

[7] Takuji Nakanishi,et al. Josephson NOR Decoder Circuit for Josephson Memory Arrays , 1984 .

[8] P. Gueret,et al. Model for a 15ns 16K RAM with Josephson junctions , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.