Test scheduling of system on chip for crosstalk effects on core interconnects

Test scheduling is an important task for the test of a system on chip, and it determines the assignment of cores to the test access mechanism such that the overall test time is minimized. A new test scheduling approach based on cultural algorithms for system on chip is presented in this paper. First of all, the optimization model of test scheduling is given, the model uses the information such as the bits width of the test access mechanism and the scale of test sets of cores, the crosstalk fault test sets of core interconnect lines is also discussed. Secondly, a method based on cultural algorithms is proposed to solve the optimization model of test scheduling. The ant colony algorithm is used in the population space, and the conventional genetic algorithm is used in the belief space. The feasible solutions of test scheduling are represented by individuals, a lot of individuals form the populations. The optimal test scheduling scheme is obtained by the evolution of the populations. Experimental results on a lot of benchmark circuits show that the proposed approach in this paper can solve the problem of test scheduling effectively.

[1]  Shambhu J. Upadhyaya,et al.  Dynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Luca Benini,et al.  Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support , 2007, IEEE Transactions on Computers.

[3]  Hideo Fujiwara,et al.  Test Scheduling for Multi-Clock Domain SoCs under Power Constraint , 2008, IEICE Trans. Inf. Syst..

[4]  Andreas Gerstlauer,et al.  Automatic Layer-Based Generation of System-On-Chip Bus Communication Models , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Mehrdad Nourani,et al.  FITS: an integrated ILP-based test scheduling environment , 2005, IEEE Transactions on Computers.

[6]  Taehoon Kim,et al.  Analytical CAD Models for the Signal Transients and Crosstalk Noise of Inductance-Effect-Prominent Multicoupled $RLC$ Interconnect Lines , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Yao-Wen Chang,et al.  SoC test scheduling using the B-tree based floorplanning technique , 2005, ASP-DAC.

[8]  Abdelaziz Bouroumi,et al.  A multipopulation cultural algorithm using fuzzy clustering , 2007, Appl. Soft Comput..

[9]  Petru Eles,et al.  Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving , 2008, J. Electron. Test..

[10]  Srivaths Ravi,et al.  Test-Volume Reduction in Systems-on-a-Chip Using Heterogeneous and Multilevel Compression Techniques , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  TingTing Hwang,et al.  A Bus-Encoding Scheme for Crosstalk Elimination in High-Performance Processor Design , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Enrique Alba,et al.  Ant colony optimization with partial order reduction for discovering safety property violations in concurrent models , 2008, Inf. Process. Lett..

[13]  Rafael Arnay,et al.  Ant colony optimisation algorithm for detection and tracking of non-structured roads , 2008 .

[14]  Xiaohui Yuan,et al.  Application of cultural algorithm to generation scheduling of hydrothermal systems , 2006 .