Temporal Computing With Superconductors
暂无分享,去创建一个
John Shalf | George Michelogiannakis | Timothy Sherwood | Nestan Tsiskaridze | Advait Madhavan | Georgios Tzimpragos | Jennifer Volk | Dilip Vasudevan | T. Sherwood | J. Shalf | A. Madhavan | Dilip P. Vasudevan | George Michelogiannakis | Georgios Tzimpragos | Jennifer Volk | Nestan Tsiskaridze
[1] James A. Hutchby,et al. Limits to binary logic switch scaling - a gedanken model , 2003, Proc. IEEE.
[2] Alexandra L. Day,et al. Developments toward a 250-nm, Fully Planarized Fabrication Process with Ten Superconducting Layers and Self-Shunted Josephson Junctions , 2017, 2017 16th International Superconductive Electronics Conference (ISEC).
[3] James Smith,et al. Space-Time Algebra: A Model for Neocortical Computation , 2018, 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA).
[4] Marco Benedetti,et al. Bounded Model Checking for Past LTL , 2003, TACAS.
[5] Dmitri B. Strukov,et al. Boosted Race Trees for Low Energy Classification , 2019, ASPLOS.
[6] Dmitri B. Strukov,et al. Race Logic: A hardware acceleration for dynamic programming algorithms , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).
[7] Philippe Schnoebelen,et al. Temporal logic with forgettable past , 2002, Proceedings 17th Annual IEEE Symposium on Logic in Computer Science.
[8] Mark W. Johnson,et al. Superconducting Computing in Large-Scale Hybrid Systems , 2015, Computer.
[9] V. Semenov,et al. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.
[10] John Shalf,et al. A Computational Temporal Logic for Superconducting Accelerators , 2020, ASPLOS.