Temporal Computing With Superconductors

Creating computing systems able to address our ever-increasing needs, especially as we reach the end of CMOS transistor scaling, will require truly novel methods of computing. However, the traditional logic abstractions and the digital design patterns we understand so well have coevolved with the hardware technology that has embodied them. As we look past CMOS, there is no reason to think that those same abstractions best serve to encapsulate the computational potential inherent to emerging devices. We posit that a new and radically more efficient foundation for computing lies at the intersection of superconductor electronics and delay-coded computation. Building on recent work in race logic, we show that superconducting circuits can naturally compute directly over temporal relationships between pulse arrivals; that the computational relationships between those pulse arrivals can be formalized through a functional extension to a temporal predicate logic used in the verification community; and that the resulting architectures can operate asynchronously and describe real and useful computations. We verify our hypothesis through a combination of detailed analog circuit models and layout designs, a formal analysis of our abstractions, and an evaluation of several superconducting temporal accelerators.

[1]  James A. Hutchby,et al.  Limits to binary logic switch scaling - a gedanken model , 2003, Proc. IEEE.

[2]  Alexandra L. Day,et al.  Developments toward a 250-nm, Fully Planarized Fabrication Process with Ten Superconducting Layers and Self-Shunted Josephson Junctions , 2017, 2017 16th International Superconductive Electronics Conference (ISEC).

[3]  James Smith,et al.  Space-Time Algebra: A Model for Neocortical Computation , 2018, 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA).

[4]  Marco Benedetti,et al.  Bounded Model Checking for Past LTL , 2003, TACAS.

[5]  Dmitri B. Strukov,et al.  Boosted Race Trees for Low Energy Classification , 2019, ASPLOS.

[6]  Dmitri B. Strukov,et al.  Race Logic: A hardware acceleration for dynamic programming algorithms , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).

[7]  Philippe Schnoebelen,et al.  Temporal logic with forgettable past , 2002, Proceedings 17th Annual IEEE Symposium on Logic in Computer Science.

[8]  Mark W. Johnson,et al.  Superconducting Computing in Large-Scale Hybrid Systems , 2015, Computer.

[9]  V. Semenov,et al.  RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.

[10]  John Shalf,et al.  A Computational Temporal Logic for Superconducting Accelerators , 2020, ASPLOS.