A Model-Driven Development Approach to Mapping UML State Diagrams to Synthesizable VHDL

With the continuing rise in the complexity of embedded systems, there is an emerging need for a higher level modeling environment that facilitates efficient handling of this complexity. The aim here is to produce such a high-level environment using model- driven development (MDD) techniques that map a high-level abstract description of an electronic embedded system into its low-level implementation details. The Unified Modeling Language (UML) is a high-level graphical-based language that is broad enough in scope to model embedded systems hardware circuits. The authors have developed a framework for deriving very high speed integrated circuit hardware description language (VHDL) code from UML state diagrams and defined a set of rules that enable automated generation of synthesizable VHDL code from UML specifications using MDD techniques. By adopting the techniques and tools described in this paper, the design and implementation of complex state-based systems is greatly simplified.

[1]  Betty H. C. Cheng,et al.  UML-based analysis of embedded systems using a mapping to VHDL , 1999, Proceedings 4th IEEE International Symposium on High-Assurance Systems Engineering.

[2]  Arpad Bakay,et al.  Model-Integrated Embedded Systems , 2000, IWSAS.

[3]  W. Gareth J. Howells,et al.  SiTra: simple transformations in Java , 2006, MoDELS'06.

[4]  Klaus D. McDonald-Maier,et al.  Kent Model Transformation Language , 2005 .

[5]  Octavian Patrascoiu,et al.  Tooling Metamodels with Patterns and OCL , 2003 .

[6]  Guillaume Savaton.  Roll your own Hardware Description Language An Experiment in Hardware Development using Model Driven Software Tools , 2004 .

[7]  Gabor Karsai,et al.  Model-integrated development of embedded software , 2003, Proc. IEEE.

[8]  Frank P. Coyle,et al.  From UML to HDL : a Model Driven Architectural Approach to Hardware-Software Co-Design , 2005 .

[9]  Aditya Agrawal.  Graph rewriting and transformation (GReAT): a solution for the model integrated computing (MIC) bottleneck , 2003, 18th IEEE International Conference on Automated Software Engineering, 2003. Proceedings..

[10]  David H. Akehurst.  An OO visual language definition approach supporting multiple views , 2000, Proceeding 2000 IEEE International Symposium on Visual Languages.

[11]  Frank Vahid,et al.  Translating system specifications to VHDL , 1991, Proceedings of the European Conference on Design Automation..

[12]  Jim Steel,et al.  MOF QVT final adopted specification: meta object facility (MOF) 2.0 query/view/transformation specification. , 2005 .

[13]  Gabor Karsai,et al.  Model-Integrated Computing , 1997, Computer.

[14]  Kendall Scott,et al.  UML distilled - a brief guide to the Standard Object Modeling Language (2. ed.) , 2000, notThenot Addison-Wesley object technology series.

[15]  David Harel,et al.  Modeling Reactive Systems With Statecharts : The Statemate Approach , 1998 .

[16]  Ahmed Amine Jerraya,et al.  VHDL generation from SDL specifications , 2001 .

[17]  David Harel,et al.  Statecharts: A Visual Formalism for Complex Systems , 1987, Sci. Comput. Program..

[18]  Frank Budinsky,et al.  Eclipse Modeling Framework , 2003 .

[19]  Steve Golson.  One-hot state machine design for FPGAs , 1993 .

[20]  Jukka Saarinen,et al.  Finite state machine encoding for VHDL synthesis , 2001 .

[21]  Kangde Yao,et al.  A Brief Guide to the Standard Object Modelling Language , 2000 .

[22]  Gabor Karsai,et al.  Generative programming for embedded systems , 2002, PPDP '02.

[23]  Janos Sztipanovits,et al.  Using separation of concerns for embedded systems design , 2005, EMSOFT.