A 7.4ns CMOS 16 × 16 multiplier

A CMOS 16×16b multiplier with submicrometer gatelength, incorporating a modified array implementing Booth's algorithm will be discussed. The multiplication time is 7.4ns for 3V operation, with 400mW dissipation at a 10MHz clock rate.

[1]  K. Suganuma,et al.  A CMOS/SOS multiplier , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  M. Suzuki,et al.  Prospects of SST technology for high speed LSI , 1985, 1985 International Electron Devices Meeting.

[3]  Jun Iwamura,et al.  A high speed and low power CMOS/SOS multiplier-accumulator , 1983 .