A new linear delay element with self calibration

Linearity in Delay Element is an important factor in many applications such as Fully Digital Analog to Digital Converters, Delay-Locked-Loops and Voltage Controlled Oscillators. In this work, a new Delay Element is proposed in which the relationship between the input analog voltage and the delay between its input pulse and output pulse is highly linear within an analog voltage range of 0.9V and a delay range of 0.5ns-4.5ns. The proposed Delay Element has been simulated using H-spice with a supply voltage of 1.8V in the 0.18 um CMOS technology. A calibration mechanism based on feedback technique is also proposed which can be used to reduce the impact of PVT variations.

[1]  Hassan Mostafa,et al.  Highly-linear voltage-to-time converter (VTC) circuit for time-based analog-to-digital converters (T-ADCs) , 2013, 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS).

[2]  Mathias Beike,et al.  Digital Integrated Circuits A Design Perspective , 2016 .

[3]  Horst Zimmermann,et al.  Analogously tunable delay line for on-chip measurements with sub-picosecond resolution in 90 nm CMOS , 2012 .

[4]  Hassan Mostafa,et al.  A new design methodology for Voltage-to-Time Converters (VTCs) circuits suitable for Time-based Analog-to-Digital Converters (T-ADC) , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[5]  A. Abrishamifar,et al.  A highly-linear modified pseudo-differential current starved delay element with wide tuning range , 2011, 2011 19th Iranian Conference on Electrical Engineering.

[6]  Manoj Sachdev,et al.  A digitally programmable delay element: design and analysis , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Po-Chiun Huang,et al.  Time-domain analog-to-digital converters with domino delay lines , 2013, 2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT).

[8]  James W. Haslett,et al.  A CMOS integrated linear voltage-to-pulse-delay-time converter for time based analog-to-digital converters , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[9]  A. Abrishamifar,et al.  A novel low-power and high-performance dual-loop DLL with linear delay element , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[10]  Ehsan Afshari,et al.  Delay-Line-Based Analog-to-Digital Converters , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  M. Stojcev,et al.  Delay locked loop with linear delay element , 2005, TELSIKS 2005 - 2005 uth International Conference on Telecommunication in ModernSatellite, Cable and Broadcasting Services.