A 1.9 GHz ADPLL with 130 reference cycles settling time in 0.18 μm CMOS technology

A fast-settling all-digital phase-locked loop (ADPLL) is presented in this paper. We propose two techniques for reducing the settling time of an ADPLL, i.e. the oscillator tuning word (OTW) presetting technique and counter-based mode switching controller (CB-MSC). In the first technique, the OTW is preset in process, voltage, and temperature (PVT) calibration mode (P-mode), which leads to the digitally controlled oscillator being initialized with a frequency closer to the target. In the second technique, the CB-MSC is used to shorten the mode switching time. A prototype 1.9 GHz ADPLL with a 13 MHz reference is implemented in 0.18 μm CMOS process. Measurements show that the proposed techniques reduce the settling time by about 33 %. The proposed ADPLL settles within 130 reference cycles and presents a phase noise of −116 dBc/Hz@1 MHz.

[1]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[2]  J. Wallberg,et al.  High-speed digital circuits for a 2.4 GHz all-digital RF frequency synthesizer in 130 nm CMOS , 2004, Proceedings of the 2004 IEEE Dallas/CAS Workshop Implementation of High Performance Circuits.

[3]  Kari Stadius,et al.  An All-Digital PLL Frequency Synthesizer With an Improved Phase Digitization Approach and an Optimized Frequency Calibration Technique , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Poras T. Balsara,et al.  All-digital frequency synthesizer in deep-submicron CMOS , 2006 .

[5]  Yu Wang,et al.  Fast-locking all-digital phase-locked loop with digitally controlled oscillator tuning word estimating and presetting , 2010, IET Circuits Devices Syst..

[6]  Poras T. Balsara,et al.  All-Digital PLL With Ultra Fast Settling , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Yu Wang,et al.  A low power time-to-digital converter for all-digital phase-locked loop , 2011 .

[8]  Bernard C. Levy.  A Study of Subtractive Digital Dither in Single-Stage and Multi-Stage Quantizers , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Wei-Zen Chen,et al.  A 7.1 mW, 10 GHz All Digital Frequency Synthesizer With Dynamically Reconfigured Digital Loop Filter in 90 nm CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[10]  Yu Wang,et al.  A fast-locking all-digital phase-locked loop with a novel counter-based mode switching controller , 2009, TENCON 2009 - 2009 IEEE Region 10 Conference.

[11]  Bo Zhao,et al.  A Low-Power Fast-Settling Bond-Wire Frequency Synthesizer With a Dynamic-Bandwidth Scheme , 2013, IEEE Trans. Circuits Syst. I Regul. Pap..

[12]  Seongdo Kim,et al.  A 4-GHz All Digital PLL With Low-Power TDC and Phase-Error Compensation , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[14]  Deok-Soo Kim,et al.  A 0.3–1.4 GHz All-Digital Fractional-N PLL With Adaptive Loop Gain Controller , 2010, IEEE Journal of Solid-State Circuits.