In-depth analysis and modelling of self-heating effects in nanometric DGMOSFETs
暂无分享,去创建一个
Antonio Cerdeira | Juan Bautista Roldán | A. Roldan | Benito Gonzalez | Antonio Lazaro | Benjamin Iniguez
[1] Jean-Pierre Colinge,et al. Multiple-gate SOI MOSFETs , 2004 .
[2] Deep submicrometer SOI MOSFET drain current model including series resistance, self-heating and velocity overshoot effects , 2000, IEEE Electron Device Letters.
[3] Christian Enz,et al. A Design Oriented Charge-based Current Model for Symmetric DG MOSFET and its Correlation with the EKV Formalism , 2005 .
[4] Antonio Lazaro,et al. A compact quantum model of nanoscale double-gate metal-oxide-semiconductor field-effect transistor for high frequency and noise simulations , 2006 .
[5] Frederic Allibert,et al. Double-gate MOSFETs: performance and technology options , 2001, 2001 International Semiconductor Device Research Symposium. Symposium Proceedings (Cat. No.01EX497).
[6] D. Jimenez,et al. Explicit Analytical Charge and Capacitance Models of Undoped Double-Gate MOSFETs , 2007, IEEE Transactions on Electron Devices.
[7] E. Pop,et al. Thermal analysis of ultra-thin body device scaling [SOI and FinFet devices] , 2003, IEEE International Electron Devices Meeting 2003.
[8] Jin-Woo Han,et al. Analytical Threshold Voltage Model for Double-Gate MOSFETs With Localized Charges , 2008, IEEE Electron Device Letters.
[9] Chenming Hu,et al. SOI thermal impedance extraction methodology and its significance for circuit simulation , 2001 .
[10] William Redman-White,et al. Self-heating effects in SOI MOSFETs and their measurement by small signal conductance techniques , 1996 .
[11] William Redman-White,et al. A physically based compact model of partially depleted SOI MOSFETs for analog circuit simulation , 2001 .
[12] D. Clarke,et al. Thermal conductivity of yttria-stabilized zirconia-hafnia solid solutions , 2006 .
[13] O. Faynot,et al. Self-heating effects in ultrathin FD SOI transistors , 2011, IEEE 2011 International SOI Conference.
[14] H. Baik,et al. Effects of phase and thickness of cobalt silicide on field emission properties of silicon emitters , 1998, Eleventh International Vacuum Microelectronics Conference. IVMC'98 (Cat. No.98TH8382).
[15] Soha Hassoun,et al. Electro-Thermal Analysis of Multi-Fin Devices , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[16] Sorin Cristoloveanu,et al. Novel SOI-like structures for improved thermal dissipation , 2002, 2002 IEEE International SOI Conference.
[17] Eric Pop,et al. Heat Generation and Transport in Nanometer-Scale Transistors , 2006, Proceedings of the IEEE.
[18] T. Skotnicki,et al. Totally silicided (CoSi/sub 2/) polysilicon: a novel approach to very low-resistive gate (/spl sim/2/spl Omega///spl square/) without metal CMP nor etching , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[19] Z. J. Shen,et al. A dual-voltage self-clamped IGBT for automotive ignition applications , 2001 .
[20] B. Gotsmann,et al. High resolution vacuum scanning thermal microscopy of HfO2 and SiO2 , 2008 .
[21] Seungmin Lee,et al. Heat transport in thin dielectric films , 1997 .
[22] Denis Flandre,et al. Implementation of the symmetric doped double-gate MOSFET model in Verilog-A for circuit simulation , 2010 .
[23] A. Lázaro,et al. Numerical dc self-heating in planar double-gate MOSFETs , 2011 .
[24] B. Iñíguez,et al. Compact model for short channel symmetric doped double-gate MOSFETs , 2008 .
[25] Gerard Ghibaudo,et al. Analysis and modeling of self-heating effects in thin-film SOI MOSFETs as a function of temperature , 1995 .
[26] M. Shrivastava,et al. Physical Insight Toward Heat Transport and an Improved Electrothermal Modeling Framework for FinFET Architectures , 2012, IEEE Transactions on Electron Devices.
[27] Jean-Pierre Colinge,et al. FinFETs and Other Multi-Gate Transistors , 2007 .
[28] R. Gillon,et al. Self-heating characterization and extraction method for thermal resistance and capacitance in HV MOSFETs , 2004, IEEE Electron Device Letters.
[29] S. Veeraraghavan,et al. On the gate capacitance limits of nanoscale DG and FD SOI MOSFETs , 2006, IEEE Transactions on Electron Devices.
[30] V. Trivedi,et al. Quantum-mechanical effects on the threshold voltage of undoped double-gate MOSFETs , 2005, IEEE Electron Device Letters.
[31] Giuseppe Iannaccone,et al. Compact drain-current model for reproducing advanced transport models in nanoscale double-gate MOSFETs , 2011 .
[32] M. Asheghi,et al. Modeling and Data for Thermal Conductivity of Ultrathin Single-Crystal SOI Layers at High Temperature , 2006, IEEE Transactions on Electron Devices.
[33] N Rodriguez,et al. An Analytical $I$– $V$ Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects , 2010, IEEE Transactions on Electron Devices.