An electrical optimizer that considers physical layout
暂无分享,去创建一个
[1] John K. Ousterhout. A Switch-Level Timing Verifier for Digital MOS VLSI , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Alvin M. Despain,et al. Delay Reduction Using Simulated Annealing , 1986, DAC 1986.
[3] Stephen Mathias Trimberger. Automated performance optimization of custom integrated circuits , 1981 .
[4] Norman P. Jouppi,et al. Timing Analysis for nMOS VLSI , 1983, 20th Design Automation Conference Proceedings.
[5] M.D. Matson,et al. Macromodeling and Optimization of Digital MOS VLSI Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Alberto L. Sangiovanni-Vincentelli,et al. DELIGHT.SPICE: an optimization-based system for the design of integrated circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Philip E. Gill,et al. Practical optimization , 1981 .
[8] A.L. Sangiovanni-Vincentelli,et al. A survey of optimization techniques for integrated-circuit design , 1981, Proceedings of the IEEE.
[9] Abbas El Gamal,et al. Area-delay optimization of programmable logic arrays , 1986 .
[10] William H. Kao,et al. Algorithms for Automatic Transistor Sizing in CMOS Digital Circuits , 1985, 22nd ACM/IEEE Design Automation Conference.
[11] Trevor York,et al. Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .
[12] Kye S. Hedlund. Aesop: A Tool for Automated Transistor Sizing , 1987, 24th ACM/IEEE Design Automation Conference.