A Visual Fomalism for Real-Time Requirement Specifications

This paper presents a semantical basis of a graphical specification language, called real-time symbolic timing diagrams (RTSTD), to express real-time requirements of embedded systems. RTSTD allow a concise and unambigous formulation of real-time properties that are intuitively understandable by hardware designers. We give a precise semantical foundation of this graphical language in terms of real-time temporal logic. Due to this interpretation RTSTD can be embedded into existing verification tools to check whether an implementation satiesfies the given specification expressed as RTSTD.

[1]  Louise E. Moser,et al.  The Real-Time Graphical Interval Logic Toolset , 1996, CAV.

[2]  Bernhard Josko,et al.  Specification and verification of VHDL-based system-level hardware designs , 1995, Specification and validation methods.

[3]  Stavros Tripakis,et al.  The Tool KRONOS , 1996, Hybrid Systems.

[4]  Edmund M. Clarke,et al.  Sequential circuit verification using symbolic model checking , 1991, DAC '90.

[5]  Thomas A. Henzinger,et al.  Symbolic Model Checking for Real-Time Systems , 1994, Inf. Comput..

[6]  Louise E. Moser,et al.  Really visual temporal reasoning , 1993, 1993 Proceedings Real-Time Systems Symposium.

[7]  Wang Yi,et al.  UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems , 1996, Hybrid Systems.

[8]  Eduard Cerny,et al.  A stimulus/response system based on hierarchical timing diagrams , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[9]  Thomas A. Henzinger,et al.  A really temporal logic , 1994, JACM.

[10]  Carlos Delgado Kloos,et al.  Practical Formal Methods for Hardware Design , 2001, Research Reports Esprit.

[11]  Cheryl Dietz,et al.  Graphical Formalization of Real-Time Requirements , 1996, FTRTFT.

[12]  Amnon Naamad,et al.  Statemate: a working environment for the development of complex reactive systems , 1988, ICSE '88.

[13]  Rajeev Alur,et al.  The Theory of Timed Automata , 1991, REX Workshop.

[14]  Gaetano Borriello,et al.  Formalized timing diagrams , 1992, [1992] Proceedings The European Conference on Design Automation.