CMOS process independent propagation delay macromodelling

An accurate CMOS process independent propagation delay macromodel is presented for inverter and multiple input NAND and NOR gates. A new nonsymmetrical input dependent delay model is shown to improve delay estimation accuracy. CMOS process independence is achieved without the application of recurrent data fitting techniques.

[1]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Y.-H. Jun,et al.  An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Jonathan Allen,et al.  Macromodeling CMOS circuits for timing simulation , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Doris Schmitt-Landsiedel,et al.  Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipation , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..