System and architecture optimizations for low power MPEG-1 video decoding

Providing MPEG-1 video decoding capability in a low power device requires optimizations at the circuit, architecture, and system levels. In this paper several architecture and system level optimizations are described that allow the decoding of unmodified MPEG-1 bitstreams at CIF resolutions with significantly lower power. These techniques can be used together with a reduced supply voltage to provide MPEG-1 video capability in a battery-powered multimedia device.

[1]  Kou-Hu Tzou,et al.  Compatible HDTV coding for broadband ISDN , 1988, IEEE Global Telecommunications Conference and Exhibition. Communications for the Information Age.

[2]  Christopher J. Terman,et al.  A video decoder for H.261 video teleconferencing and MPEG stored interactive video applications , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Lawrence A. Rowe,et al.  Algorithms for manipulating compressed images , 1993, IEEE Computer Graphics and Applications.