An approach to transient analysis of bang-bang phase locked loops for phase step inputs

This paper presents a new method to obtain the transient time features of second order bang-bang phase locked loops (BBPLLs) in response to phase step input such as rise time, peak time, over shoot and settling time. This method introduces the closed-form equations with acceptable accuracy by Approximating transient response to reasonable specific waveform. This approach gives new insights into the transient behavior of the BBPLLs. The validity of resulted equations is verified through simulations using MATLAB SIMULINK. Simulation results show the high accuracy of the proposed method to model BBPLLs behavior.

[1]  Nicola Da Dalt,et al.  Markov Chains-Based Derivation of the Phase Detector Gain in Bang-Bang PLLs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Michael Chan,et al.  Transient analysis of bang-bang phase locked loops , 2009, IET Circuits Devices Syst..

[3]  Deog-Kyoon Jeong,et al.  Jitter transfer analysis of tracked oversampling techniques for multigigabit clock and data recovery , 2003 .

[4]  Adam Postula,et al.  A bang-bang PLL employing dynamic gain control for low jitter and fast lock times , 2005 .

[5]  Pavan Kumar Hanumolu,et al.  Analysis of PLL clock jitter in high-speed serial links , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[6]  D. Levy,et al.  Phase Noise and Transient Times for a Binary Quantized Digital Phase-Locked Loop in White Gaussian Noise , 1972, IEEE Trans. Commun..

[7]  Behzad Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector , 2003, IEEE J. Solid State Circuits.

[8]  P. Gregorius,et al.  A compact triple-band low-jitter digital LC PLL with programmable coil in 130-nm CMOS , 2005, IEEE Journal of Solid-State Circuits.

[9]  B. Razavi,et al.  Analysis and modeling of bang-bang clock and data recovery circuits , 2004, IEEE Journal of Solid-State Circuits.

[10]  José Silva-Martínez,et al.  Steady-State Analysis of Phase-Locked Loops Using Binary Phase Detector , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Katsuhiko Ogata,et al.  Modern Control Engineering , 1970 .

[12]  R. Walker.  Designing Bang-Bang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , .