A High-Power CMOS Switch Using A Novel Adaptive Voltage Swing Distribution Method in Multistack FETs

A high-power CMOS switch using a novel adaptive voltage swing distribution method in a multistack field-effect transistor (FET) scheme is proposed. The proposed adaptive voltage swing distribution method in multistack FETs is very effective in preventing unwanted channel formation with low control voltage supply in OFF-state FETs. This, in turn, increases power-handling capability when a large-signal voltage swing is applied. In the proposed CMOS switch, the behavior of the voltage swing in OFF-state multistack FETs shows a difference with respect to the level of input voltage swing. The characteristics of voltage swing distribution and leakage channel formation in the CMOS switch is fully analyzed with incorporation of the novel adaptive voltage swing distribution method into a three-stacked nMOS Rx switch in a standard 0.18-mum triple-well CMOS process. In addition, linearity of the proposed technique is verified through the measurement data of the single-pole double-throw switches that employ the proposed technique in the Rx switch. Two different types of configurations are implemented and characterized at the Rx switches, which consist of four-stacked nMOS devices, to demonstrate the method of minimizing voltage stress issues on one of the multistacked FETs. Layout consideration was also taken to prevent interference between leakage signals at the substrate. The measured performance of the proposed design shows an input 0.3-dB compression point of 33.5 dBm at 1.9 GHz. To the best of our knowledge, this is the highest power-handling capability of a CMOS switch in a standard CMOS process ever reported. The insertion losses of the Tx and Rx switches are 1.6 and 1.9 dB, respectively, at 1.9 GHz. The isolation of the Tx and Rx switches is around 20 and 30 dB, respectively, at 1.9 GHz.

[1]  Zuo-Min Tsai,et al.  Design and analysis for a miniature CMOS SPDT switch using body-floating technique to improve power performance , 2006, IEEE Transactions on Microwave Theory and Techniques.

[2]  K. O. Kenneth,et al.  A 0.5-μm CMOS T/R switch for 900-MHz wireless applications , 2001, IEEE J. Solid State Circuits.

[3]  T. Ohnakado.  A 1.4dB insertion-loss, 5GHz transmit/receive switch utilizing novel Depletion-layer-Extended Transistors (DETs) in 0.18□m CMOS process , 2002 .

[4]  M. Schwerd,et al.  Wide-band VCOs in SiGe production technology operating up to about 70 GHz , 2003, IEEE Microwave and Wireless Components Letters.

[5]  K.K. O,et al.  Single-pole double-throw CMOS switches for 900-MHz and 2.4-GHz applications on p/sup -/silicon substrates , 2004, IEEE Journal of Solid-State Circuits.

[6]  Qiang Li,et al.  CMOS T/R Switch Design: Towards Ultra-Wideband and Higher Frequency , 2007, IEEE Journal of Solid-State Circuits.

[7]  F. Svelto,et al.  A 1.4 GHz-2 GHz wideband CMOS class-E power amplifier delivering 23 dBm peak with 67% PAE , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[8]  S.S. Wong,et al.  Integrated CMOS transmit-receive switch using LC-tuned substrate bias for 2.4-GHz and 5.2-GHz applications , 2004, IEEE Journal of Solid-State Circuits.

[9]  Kai Chang,et al.  RF and Microwave Circuit and Component Design for Wireless Systems , 2002 .

[10]  Zhenbiao Li,et al.  5.8-GHz CMOS T/R switches with high and low substrate resistances in a 0.18-μm CMOS process , 2003 .

[11]  N. Suematsu,et al.  21.5-dBm power-handling 5-GHz transmit/receive CMOS switch realized by voltage division effect of stacked transistor configuration with depletion-layer-extended transistors (DETs) , 2004, IEEE Journal of Solid-State Circuits.

[12]  J. Laskar,et al.  A Monolithic Voltage-Boosting Parallel-Primary Transformer Structures for Fully Integrated CMOS Power Amplifier Design , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[13]  A.A. Abidi,et al.  RF CMOS comes of age , 2004, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[14]  J. Laskar,et al.  A Novel Multi-Stack Device Structure and its Analysis for High Power CMOS Switch Design , 2007, 2007 IEEE/MTT-S International Microwave Symposium.

[15]  J. Laskar,et al.  A High Power CMOS Switch Using Substrate Body Switching in Multistack Structure , 2007, IEEE Microwave and Wireless Components Letters.

[16]  S. Yamakawa,et al.  A 1.4 dB insertion-loss, 5 GHz transmit/receive switch utilizing novel depletion-layer-extended transistors (DETs) in 0.18 /spl mu/m CMOS process , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[17]  F. Svelto,et al.  Oxide Breakdown After RF Stress: Experimental Analysis and Effects on Power Amplifier Operation , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[18]  L. Pantisano,et al.  Analysing impact of MOSFET oxide breakdown by small- and large-signal HF measurements , 2004, 64th ARFTG Microwave Measurements Conference, Fall 2004..

[19]  C. Nguyen,et al.  Ultra-Compact High-Linearity High-Power Fully Integrated DC–20-GHz 0.18-$\mu{\hbox {m}}$ CMOS T/R Switch , 2007, IEEE Transactions on Microwave Theory and Techniques.