Efficient Bump-Pad Geometries to Relax Design Rules Required for High Density I/O Area Array Packaging

Continuous increase in density of interconnection is demanded as a result of advances in the performance of electronic devices. Because a finer design rule is necessary in the conventional routing design to achieve the higher density, especially in the chip-to-package connection, this trend will bring various problems in both its manufacturing process and reliability. To avoid such a risk, approaches from an escape routing design standpoint might be expected to give an effective solution. This paper presents a design method efficient to relax the severe demands for an ultra-fine wiring rule that leads to a costly manufacturing process and a poor interconnection reliability. This method has been developed focusing on a bump-pad geometry that provides an efficient hybrid channel allowing a higher routability. A specific pad geometry ldquomicrovillirdquo type hybrid channel has been revealed to be applicable in both square grid and hexagonal arrays and to achieve a notable relaxing in trace width and spacing. With this hybrid channel, traces with twice the width become allowable for escape routing compared with the conventional geometry. The effects of this relaxation, not only on manufacturing cost but also on the performance and reliability of packaging, are discussed.

[1]  A. Hasan,et al.  High performance package designs for a 1 GHz microprocessor , 2001 .

[2]  Rao Tummala,et al.  Ultra-fine photoresist image formation for next generation high-density PWB substrate , 2000 .

[3]  Kuo-Ning Chiang,et al.  Current crowding-induced electromigration in SnAg3.0Cu0.5 microbumps , 2006 .

[4]  Bidyut K. Bhattacharyya,et al.  A method of designing a group of bumps for C4 packages to maximize the number of bumps and minimize the number of package layers , 1994, 1994 Proceedings. 44th Electronic Components and Technology Conference.

[5]  Chee-Yee Chung,et al.  Low cost flip chip package design concepts for high density I/O , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[6]  K. Tatsumi,et al.  Lead-Free Solder Micro-Ball Bumps for the Next Generation of Flip Chip Interconnection: Micro-Ball Materials, Bump Formation Process and Reliability , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[7]  K. Tu,et al.  Electromigration in Pb-free SnAg3.8Cu0.7 solder stripes , 2005 .

[8]  J. Audet,et al.  Chip/Package Design and Technology Trade-offs in the 65nm Cell Broadband Engine , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[9]  A. Titus,et al.  Innovative circuit board level routing designs for BGA packages , 2004, IEEE Transactions on Advanced Packaging.

[10]  Rui Shi,et al.  Efficient escape routing for hexagonal array of high density I/Os , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[11]  R. Fillion,et al.  Embedded Chip Build-Up Using Fine Line Interconnect , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[12]  Y. Takeuchi,et al.  Escape routing design to reduce the number of layers in area array packaging , 2000 .

[13]  B. Jaiswal,et al.  A visualization-based approach for bump-pad/IO-ball placement and routing in flip-chip/BGA technology , 2006, IEEE Transactions on Advanced Packaging.