Estimation for Speed and Leakage Power of Dual Threshold Domino OR Based on Wavelet Neural Networks

An approach for estimating the leakage power and the speed of the dual threshold domino OR gates based on Wavelet Neural Networks (WNN) in 45 nm technology is proposed. The estimating system has fast convergence and high precision. By studying the impact of the dual threshold voltage technique (DTV) on leakage reduction and delay increase, it successfully estimates the nonlinear changing of the leakage power and delay of the different inputs domino OR gates. At last, the reason for the estimating error and the trend of the estimating curve are explained, respectively.

[1]  Ligang Hou,et al.  Low Power Wide Dominos Design in sub-65nm CMOS Technologies , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[2]  M.E. El-Hawary,et al.  Wavelet neural network based short term load forecasting of electric power system commercial load , 1999, Engineering Solutions for the Next Millennium. 1999 IEEE Canadian Conference on Electrical and Computer Engineering (Cat. No.99TH8411).

[3]  Zhiyu Liu,et al.  Leakage Power Characteristics of Dynamic Circuits in Nanometer CMOS Technologies , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Ram Krishnamurthy,et al.  Designing leakage tolerant, low power wide-OR dominos for sub-130nm CMOS technologies , 2005, Microelectron. J..

[5]  Eby G. Friedman,et al.  Sleep switch dual threshold Voltage domino logic with reduced standby leakage current , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Na Gong,et al.  Analysis and optimization of leakage current characteristics in sub-65 nm dual Vt footed domino circuits , 2008, Microelectron. J..

[7]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  Farzan Aminian,et al.  Analog fault diagnosis of actual circuits using neural networks , 2002, IEEE Trans. Instrum. Meas..

[9]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[10]  Zhong-Ke Shi,et al.  Wavelet neural network method for fault diagnosis of push-pull circuits , 2005, 2005 International Conference on Machine Learning and Cybernetics.

[11]  Charles A. Zukowski,et al.  Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies , 2005, Integr..

[12]  A.P. Chandrakasan,et al.  Dual-threshold voltage techniques for low-power digital circuits , 2000, IEEE Journal of Solid-State Circuits.