Low-Complexity Echo and NEXT Cancellers for High-Speed Ethernet Transceivers

Gigabit and multigigabit transceivers require very long adaptive filters for echo and near-end crosstalk (NEXT) cancellation. Implementation of these filters not only occupies large silicon area but also consumes significant power. These problems become even worse when the Tomlinson-Harashima precoding (THP) technique is used in applications such as 10-Gigabit Ethernet over Copper (10 GBASE-T) as the input to the echo and NEXT cancellers is no longer a simple PAM-M signal. To reduce the complexity of these cancellers, in this paper, a novel method based on word-length reduction technique is proposed. The proposed design is derived by replacing the original input to the echo and NEXT cancellers with a finite-level signal, which is the sum of the input to the TH precoder and a finite-level compensation signal. Then, this modified input signal is recoded to have shorter word-length compared with the original input. Hence, the overall complexity can be reduced by using the proposed method. To further reduce the complexity of these cancellers, an improved design is proposed by exploiting the property of the compensation signal. Compared with the traditional design, the proposed echo and NEXT cancellers have exact input and do not suffer from the quantization problem, and thus they are more suitable for VLSI implementation. The proposed method can also be applied to design adaptive echo and NEXT cancellers with little modification. The performance evaluation is performed by simulations to verify the proposed design. It is shown that, by applying the proposed method to a 10 GBASE-T Ethernet system, the hardware complexity of echo and NEXT cancellers can be reduced by about 10.82% without performance loss, compared with the traditional design.

[1]  K. Azadet,et al.  A 1-Gb/s joint equalizer and trellis decoder for 1000BASE-T Gigabit Ethernet , 2001, IEEE J. Solid State Circuits.

[2]  K. Azadet,et al.  A pipelined 14-tap parallel decision-feedback decoder for 1000BASE-T Gigabit Ethernet , 2001, 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517).

[3]  An-Yeu Wu,et al.  A Shortened Impulse Response Filter (SIRF) Scheme for Cost-Effective Echo Canceller Design of 10GBase-T Ethernet System , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[4]  James E. Stine,et al.  A standard cell library for student projects , 2003, Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03.

[5]  Keshab K. Parhi.  Pipelining in algorithms with quantizer loops , 1991 .

[6]  Simon Haykin,et al.  Adaptive Filter Theory 4th Edition , 2002 .

[7]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[8]  W. P. Burleson,et al.  Search-based wordlength optimization for VLSI/DSP synthesis , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[9]  Keshab K. Parhi,et al.  High-Speed Architecture Design of Tomlinson–Harashima Precoders , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  An-Yeu Wu,et al.  High-Performance VLSI Architecture of Decision Feedback Equalizer for Gigabit Systems , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  W. Kenneth Jenkins,et al.  An investigation of an adaptive IIR echo canceller: advantages and problems , 1988, IEEE Trans. Acoust. Speech Signal Process..

[12]  Keshab K. Parhi,et al.  Pipelining of parallel multiplexer loops and decision feedback equalizers , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[13]  C. Richard Johnson,et al.  Exploiting sparsity in adaptive filters , 2002, IEEE Trans. Signal Process..

[14]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[15]  Oscar E. Agazzi,et al.  Design considerations for gigabit Ethernet 1000Base-T twisted pair transceivers , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[16]  Keshab K. Parhi,et al.  Adaptive Tap Management in Multi-Gigabit Echo & Next Cancellers , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[17]  H. Miyakawa,et al.  Matched-Transmission Technique for Channels With Intersymbol Interference , 1972, IEEE Trans. Commun..

[18]  K. Azadet,et al.  DSP implementation issues in 1000BASE-T Gigabit Ethernet , 2001, 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517).

[19]  M. Tomlinson.  New automatic equaliser employing modulo arithmetic , 1971 .

[20]  Donald L. Duttweiler,et al.  Proportionate normalized least-mean-squares adaptation in echo cancelers , 2000, IEEE Trans. Speech Audio Process..

[21]  S. Haykin,et al.  Adaptive Filter Theory , 1986 .