Design of priority encoding based reversible comparators

Reversible logic has emerged as an alternate design technique to the conventional logic, resulting in lower power consumption and lesser circuit area. Comparators are a key element in most digital systems. In this paper we propose two new reversible comparator designs based on the concept of priority encoding. The designs consist of mainly the Toffoli gates with both positive and negative control lines. The designs are optimized to reduce the quantum cost and delay. The proposed designs offer more than 40% improvement in delay over the existing serial comparator and the equation based comparator. We also propose modifications to the existing serial comparator and the equation based comparator for optimized performance.

[1]  Raghava Garipelly.  A Review on Reversible Logic Gates and their Implementation , 2013 .

[2]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[3]  Robert Wille,et al.  Exploiting Negative Control Lines in the Optimization of Reversible Circuits , 2013, RC.

[4]  Martin Lukac,et al.  A Hierarchical Approach to Computer-Aided Design of Quantum Circuits , 2003 .

[5]  R. Feynman.  Quantum mechanical computers , 1986 .

[6]  Anas N. Al-Rabadi,et al.  Closed-System Quantum Logic Network Implementation of the Viterbi Algorithm , 2009 .

[7]  Soolmaz Abbasalizadeh,et al.  4 Bit Comparator Design Based on Reversible Logic Gates , 2013 .

[8]  Ashis Kumer Biswas,et al.  Efficient approaches for designing reversible Binary Coded Decimal adders , 2008, Microelectron. J..

[9]  I. Chuang,et al.  Quantum Computation and Quantum Information: Introduction to the Tenth Anniversary Edition , 2010 .

[10]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[11]  V. Kamakoti,et al.  Efficient Building Blocks for Reversible Sequential Circuit Design , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[12]  Robert Wille,et al.  Exact Synthesis of Toffoli Gate Circuits with Negative Control Lines , 2012, 2012 IEEE 42nd International Symposium on Multiple-Valued Logic.

[13]  H. Thapliyal,et al.  A beginning in the reversible logic synthesis of sequential circuits , 2005 .

[14]  Anas N. Al-Rabadi,et al.  A General Decomposition for Reversible Logic , 2001 .

[15]  Himanshu Thapliyal,et al.  A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures , 2005, Asia-Pacific Computer Systems Architecture Conference.

[16]  B. Parhami,et al.  Fault-Tolerant Reversible Circuits , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[17]  Guowu Yang,et al.  Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Ann Gordon-Ross,et al.  Scalable Digital CMOS Comparator Using a Parallel Prefix Tree , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Chung-Hsun Huang,et al.  High-performance and power-efficient CMOS comparators , 2003 .

[20]  Md. Rafiqul Islam,et al.  Synthesis of full-adder circuit using reversible logic , 2004, 17th International Conference on VLSI Design. Proceedings..