Built-in self-test (BIST) design of large-scale analog circuit networks
暂无分享,去创建一个
[1] Andrew J. T. Colin,et al. The Implementation , 1972, Softw. Pract. Exp..
[2] Chin-Long Wey,et al. Fault prediction process for large analogue circuit networks , 1989 .
[3] Janusz A. Starzyk,et al. A unified decomposition approach for fault location in large analog circuits , 1984 .
[4] Edward McCluskey,et al. Built-In Self-Test Techniques , 1985, IEEE Design & Test of Computers.
[5] John W. Bandler,et al. Multiple-fault location of analog circuits , 1981 .
[6] R. de Carlo,et al. Analog multifrequency fault diagnosis , 1983 .
[7] Z. Huang,et al. Node-fault diagnosis and a design of testability , 1981, CDC 1981.
[8] Chin-Long Wey,et al. On the Implementation of an Analog ATPG: The Linear Case , 1985, IEEE Transactions on Instrumentation and Measurement.
[9] J. Bandler,et al. Diagnosability in the decomposition approach for fault location in large analog networks , 1985 .
[10] Z. Huang,et al. Node-fault diagnosis and a design of testability , 1981, 1981 20th IEEE Conference on Decision and Control including the Symposium on Adaptive Processes.
[11] J.W. Bandler,et al. Fault diagnosis of analog circuits , 1985, Proceedings of the IEEE.