Performance assessment of gate material engineered AlInN/GaN underlap DG MOSFET for enhanced carrier transport efficiency

Abstract In the work proposed, performance of dual material gate (DMG) AlInN/GaN underlap DG MOSFET has been analyzed and compared with the corresponding performance of single material gate (SMG) AlInN/GaN underlap DG MOSFET using Sentaurus TCAD device simulation. A systematic, quantitative investigation of key device metrics for DMG–DG device is presented and a comparison with SMG–DG device is done for a wide range of gate and underlap lengths. The key idea in this paper is to demonstrate the improved performance exhibited by DMG–DG device over SMG–DG device, due to enhanced carrier transport efficiency and suppressed short channel effect (SCE). Simulation reveals an improvement in drain current, drain induced barrier lowering (DIBL), Ion/Ioff, Delay and Energy Delay Product (EDP) for DMG–DG MOSFET as compared to SMG–DG MOSFET. Very high drain current of 6.7 mA/μm, low DIBL of 1.62 mV/V, high Ion/Ioff ratio of 4.044e107, low delay of 0.001 ps and low EDP of 1.37e−31 J s/μm are obtained for DGM–DG device. However, subthreshold slope (SS) for DMG–DG device is on higher side than SMG–DG. The proposed AlInN/GaN Heterostructure Underlap DGM–DG MOSFET shows excellent promise as one of the candidates to substitute present MOSFET for future high speed applications.

[1]  Navakanta Bhat,et al.  HFinFET: A Scalable, High Performance, Low Leakage Hybrid n-Channel FET , 2010, IEEE Transactions on Nanotechnology.

[2]  J. Woo,et al.  A novel split-gate MOSFET design realized by a fully silicided gate process for the improvement of transconductance and output resistance , 2005, IEEE Electron Device Letters.

[3]  Chandan Kumar Sarkar,et al.  Effect of underlap and gate length on device performance of an AlInN/GaN underlap MOSFET , 2012 .

[4]  Subhasis Haldar,et al.  Physics-based analytical modeling of potential and electrical field distribution in dual material gate (DMG)-MOSFET for improved hot electron effect and carrier transport efficiency , 2002 .

[5]  Chandan Kumar Sarkar,et al.  Investigation of asymmetric effects due to gate misalignment, gate bias and underlap length in III–V heterostructure underlap DG MOSFET , 2012 .

[6]  Masayuki Abe,et al.  Short-channel effects in subquarter-micrometer-gate HEMTs: simulation and experiment , 1989 .

[7]  R. H. Jansen,et al.  Optimisation of AlInN/GaN HEMT structures , 2008 .

[8]  J. Liu,et al.  Dual-work-function metal gates by full silicidation of poly-Si with Co-Ni bi-Layers , 2005, IEEE Electron Device Letters.

[9]  N. Balasubramanian,et al.  Three-Layer laminated metal gate electrodes with tunable work functions for CMOS applications , 2005, IEEE Electron Device Letters.

[10]  J. Kuzmik,et al.  Power electronics on InAlN/(In)GaN: Prospect for a record performance , 2001, IEEE Electron Device Letters.

[11]  R. J. Shul,et al.  GAN : PROCESSING, DEFECTS, AND DEVICES , 1999 .

[12]  Sudhansu Kumar Pati,et al.  Comparative assessment of III–V heterostructure and silicon underlap double gate MOSFETs , 2012 .

[13]  G.W. Wang,et al.  Comparisons of microwave performance between single-gate and dual-gate MODFETs , 1988, IEEE Electron Device Letters.

[14]  Dionyz Pogany,et al.  MOCVD of HfO2 and ZrO2 high-k gate dielectrics for InAlN/AlN/GaN MOS-HEMTs , 2007 .

[15]  X. Garros,et al.  75 nm damascene metal gate and high-k integration for advanced CMOS devices , 2002, Digest. International Electron Devices Meeting,.

[16]  R. S. Gupta,et al.  Analytical modeling and simulation of subthreshold behavior in nanoscale dual material gate AlGaN/GaN HEMT , 2008 .

[17]  M.J. Kumar,et al.  Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET , 2004, IEEE Transactions on Electron Devices.

[18]  Peter M. Asbeck,et al.  Physical modeling of degenerately doped compound semiconductors for high-performance HBT design , 2006 .

[19]  Chenming Hu,et al.  Dual work function metal gate CMOS technology using metal interdiffusion , 2001, IEEE Electron Device Letters.

[20]  Husam N. Alshareef,et al.  Integration of dual metal gate CMOS on high-k dielectrics utilizing a metal wet etch process , 2005 .

[21]  Rishu Chaujar,et al.  Threshold voltage model for small geometry AlGaN/GaN HEMTs based on analytical solution of 3-D Poisson's equation , 2007, Microelectron. J..

[22]  Xing Zhou,et al.  Exploring the novel characteristics of hetero-material gate field-effect transistors (HMGFETs) with gate-material engineering , 2000 .

[23]  E. Kohn,et al.  Barrier-Layer Scaling of InAlN/GaN HEMTs , 2008, IEEE Electron Device Letters.

[24]  M. Abe,et al.  Performance of a quarter-micrometer-gate ballistic electron HEMT , 1987, IEEE Electron Device Letters.

[25]  M.J. Kumar,et al.  Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs , 2004, IEEE Transactions on Electron Devices.

[26]  B.C. Paul,et al.  Modeling and optimization of fringe capacitance of nanoscale DGMOS devices , 2005, IEEE Transactions on Electron Devices.

[27]  Xing Zhou,et al.  A novel hetero-material gate (HMG) MOSFET for deep-submicron ULSI technology , 1998 .

[28]  D. Kwong,et al.  A dual-metal gate integration process for CMOS with sub-1-nm EOT HfO/sub 2/ by using HfN replacement gate , 2004, IEEE Electron Device Letters.

[29]  S. Keller,et al.  AlGaN/GaN high electron mobility transistors with InGaN back-barriers , 2006, IEEE Electron Device Letters.

[30]  M. Gupta,et al.  TCAD Assessment of Device Design Technologies for Enhanced Performance of Nanoscale DG MOSFET , 2011, IEEE Transactions on Electron Devices.

[31]  S. Chakraborty,et al.  Subthreshold Performance of Dual-Material Gate CMOS Devices and Circuits for Ultralow Power Analog/Mixed-Signal Applications , 2008, IEEE Transactions on Electron Devices.