A survey of low-voltage low-power technique and challenge for CMOS signal processing circuits

Due to the hot-electron effect and reliability, it is necessary to reduce the supply voltage of integrated circuit in CMOS sub-micro technologies. Low-voltage low-power circuit design is an important research in recent years. In this paper, the motivation and challenges of CMOS low-voltage low-power circuit are overall addressed. Furthermore, various circuit design techniques are described.

[1]  Yu-Cherng Hung,et al.  1-V CMOS comparator for programmable analog rank-order extractor , 2003 .

[2]  Tzuen-Hsi Huang,et al.  Back-gate forward bias method for low-voltage CMOS digital circuits , 1996 .

[3]  Hiroto Yasuura,et al.  A power minimization technique for arithmetic circuits by cell selection , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[4]  Angela Arapoyanni,et al.  Dynamic back bias CMOS driver for low-voltage applications , 2000 .

[5]  Eric A. Vittoz,et al.  Low-power design: ways to approach the limits , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[6]  Sorin A. Huss,et al.  Efficient algorithms for multilevel power estimation of VLSI circuits , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Ted H. Szymanski,et al.  Low power high speed I/O interfaces in 0.18 /spl mu/m CMOS , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[8]  Andreas G. Andreou,et al.  Low-Voltage/Low-Power Integrated Circuits and Systems , 1999 .

[9]  Kaushik Roy,et al.  Leakage power analysis and reduction: models, estimation and tools , 2005 .

[10]  Jia Di,et al.  Teaching low-power electronic design in electrical and computer engineering , 2005, IEEE Transactions on Education.

[11]  Dong-Sun Kim,et al.  Low power design using architecture and circuit level approaches , 2002, Proceedings of the 9th International Conference on Neural Information Processing, 2002. ICONIP '02..

[12]  Yu-Cherng Hung,et al.  A 1.2 V Rail-to-Rail Analog CMOS Rank-Order Filter with k-WTA Capability , 2002 .

[13]  Gabriel A. Rincon-Mora,et al.  Designing 1-V op amps using standard digital CMOS technology , 1998 .

[14]  Makoto Ikeda,et al.  Noise effects on performance of low power design schemes in deep submicron regime [CMOS digital ICs] , 2004, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings..

[15]  Patrick Groeneveld.  Physical design challenges for billion transistor chips , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[16]  J. Liaw,et al.  Leakage scaling in deep submicron CMOS for SoC , 2002 .

[17]  G. M. Blair.  Designing low-power digital CMOS , 1994 .

[18]  Kunihiro Asada,et al.  Low power CMOS digital circuit design methodologies with reduced voltage swing , 1995, 1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings.

[19]  Yu-Cherng Hung,et al.  A low-voltage wide-input CMOS comparator for sensor application using back-gate technique. , 2004, Biosensors & bioelectronics.

[20]  Mohamed I. Elmasry,et al.  Circuit techniques for CMOS low-power high-performance multipliers , 1996 .